

SPRAGUE
THE MARK OF RELIABILITY

Engineering Bulletin

**TYPE
2N2274
2N2275**

TYPE 2N2274 AND 2N2275 SILICON PRECISION-ALLOY TRANSISTORS

DESIGNED FOR low-level chopper applications, Type 2N2274 Silicon Precision-Alloy Transistors feature extremely low leakage current, low offset voltage, and uniquely low inverted dynamic saturation resistance.


ABSOLUTE MAXIMUM RATINGS¹

Storage Temperature	—65 C to +140 C
Collector Voltage, V_{CB0}	—25 volts
Collector Voltage, V_{CE0}	—25 volts
Emitter Voltage, V_{EB0}	—25 volts
Emitter Voltage, V_{ECO}	—25 volts
Collector Current, I_C	—50 ma
Total Device Dissipation ² at 25 C	150 mw
Lead Temperature at $1/16" \pm 1/32"$ from case	230 C for 10 sec

¹ The maximum ratings are limiting absolute values above which the serviceability may be impaired from the viewpoint of life or satisfactory performance. The breakdown voltages may be far above the maximum voltage ratings. To avoid permanent damage to the transistors, do not attempt to measure these characteristics above the maximum ratings.


² Due to the nature of these transistors, the dissipation in the base emitter circuit may be appreciable under high base drive conditions and must be included in the total device dissipation. For temperatures above 25 C, derate by 1.3 mw/°C.

Type 2N2275 SPAT[®] identifies matched pairs of Type 2N2274 transistors with an offset voltage match guaranteed over the temperature range of +25 C to +65 C.



ACTUAL SIZE

MECHANICAL SPECIFICATIONS



NOTE 1: THIS LEAD DIA APPLIES TO ZONE BETWEEN 0.050 AND 0.250 FROM BASE SEAT. IN ZONE BETWEEN 0.250 AND 0.050, A MAX OF 0.021 DIA IS HELD. OUTSIDE OF THESE ZONES, THE LEAD DIA IS NOT CONTROLLED.

DWG NO 4-3808

ELECTRICAL CHARACTERISTICS³ at T = 25 C

CHARACTERISTICS	TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
D - C CHARACTERISTICS					
I_{CBO}	Collector Cutoff Current	$V_{CB} = -10V$	—	—	nA
I_{CBO}	Collector Cutoff Current	$V_{CB} = -10V$	—	—	nA
I_{EBO}	Emitter Cutoff Current	$V_{EB} = -10V$	—	—	nA
I_{EBO}	Emitter Cutoff Current	$V_{EB} = -10V$	—	—	nA
I_{ECO}	Emitter Current	$V_{EC} = -10V$	—	—	nA
BV_{CBO}	Collector Breakdown Voltage	$I_C = -1\mu A$	25	—	volts
BV_{CEO}	Collector Breakdown Voltage	$I_C = -10\mu A$	25	—	volts
BV_{EBO}	Emitter Breakdown Voltage	$I_E = -1\mu A$	25	—	volts
BV_{ECO}	Emitter Breakdown Voltage	$I_E = -1\mu A$	25	—	volts
V_{RT}	Reach Through Voltage	$V_{EB} = -1V$	25	—	volts
h_{FE}	D-C Amplification Factor	$V_{CE} = -0.5V$	10	15	—
V_{OFF}	Offset Voltage	$I_B = -500\mu A$	—	1.8	mV
V_{OFF}	Offset Voltage	$I_B = -1mA$	—	2.1	mV
V_{OFF}	Offset Voltage	$I_B = -1.5mA$	—	2.4	mV

HIGH FREQUENCY CHARACTERISTICS

r_s	Inverted Dynamic Saturation Resistance ⁴	$I_B = -1.5mA$	$I_E = 100\mu A$	4	11	17	ohms
C_{ib}	Input Capacitance	$V_{EB} = -6V$	$I_C = 0$	$f = 4mc$	—	4	pF
C_{ob}	Output Capacitance	$V_{CB} = -6V$	$I_E = 0$	$f = 4mc$	—	6	pF
C_{eb}	Emitter Diode Capacitance ⁵	$I_E = 0.25\mu A$	$f = 10mc$	—	12	16	pF
f_T	Emitter Diode Recovery Time ⁶	$I_B = -1.5mA$ nom.	—	—	—	6	μsec
f_T	Gain Bandwidth Product	$V_{CE} = -6V$	$I_E = 1mA$	$f = 4mc$	6	9	mc

TYPE 2N2275 MATCHED PAIR DATA

ΔV_{OFF}	Differential Offset Voltage ⁷	$I_B = -1.5mA$	—	—	100	μV
		$T_A = +25C$ to $+65C$	—	—	—	—

³Typical values are for engineering guidance only.

⁴To be measured in circuit of Figure 1.

⁵To be measured in circuit of Figure 2.

⁶To be measured in circuit of Figure 3.

⁷To be measured in circuit of Figure 4.

"SPAT" is a registered trademark of the Philco Corp.

SPRAGUE ELECTRIC COMPANY
EXECUTIVE OFFICES: NORTH ADAMS, MASS.

TRANSISTOR DIVISION
CONCORD, N. H.




FIGURE 1
INVERTED DYNAMIC r_s TEST CIRCUIT

The inverted dynamic saturation resistance, which is the slope of the V_{OFF}, I_E characteristic at a specified base current, is measured in the circuit shown in Figure 1. The circuit reads r_s directly as the ratio of the a-c collector voltage, V_0 to a calibrated a-c collector current.




FIGURE 2
EMITTER DIODE CAPACITANCE TEST CIRCUIT

Figure 2 shows the test circuit for the measurement of the emitter diode capacitance, C_{eb} . The measurement is made with the emitter diode slightly forward biased ($I_E = 0.25 \mu A$). The 10 MC test signal from the admittance bridge should be less than 40 MV RMS.




FIGURE 3
EMITTER DIODE RECOVERY TIME TEST CIRCUIT

The emitter diode reverse recovery time, a measure of the transient response of the chopper, is measured in the circuit of Figure 3. The measurement is made as the time for the emitter current to recover from a specified forward value to a specified reverse value. The IN3064 diode across the 10K emitter resistance serves to clamp the emitter potential to reduce the output voltage change to a convenient level.




FIGURE 4
DIFFERENTIAL OFFSET VOLTAGE MATCH TEST CIRCUIT

The offset voltage match, ΔV_{OFF} , is measured in the circuit of Figure 4. The difference in the offset voltage at the specified base current is measured with a digital voltmeter.

In the construction of the components described, the full intent of the specification will be met. The Sprague Electric Company, however, reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.

The information included herein is believed to be accurate and reliable. However, the Sprague Electric Company assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

SPRAGUE
 THE MARK OF RELIABILITY

Engineering Bulletin

 TYPE
2N2276
2N2277

TYPE 2N2276 AND 2N2277 SILICON PRECISION-ALLOY TRANSISTORS

EXTREMELY LOW leakage current, low offset voltage, and uniquely low inverted dynamic saturation resistance are the prime characteristics of Type 2N2276 Silicon Precision-Alloy Transistors, designed for use in low-level chopper applications.

ABSOLUTE MAXIMUM RATINGS¹

Storage Temperature	—65 C to +140 C
Collector Voltage, V_{CB0}	—15 volts
Collector Voltage, V_{CE0}	—10 volts
Emitter Voltage, V_{EB0}	—15 volts
Emitter Voltage, V_{ECO}	—10 volts
Collector Current, I_C	—50 ma
Total Device Dissipation ² at 25 C	150 mw
Lead Temperature at $1/16" \pm 1/32"$ from case	230 C for 10 sec

¹ The maximum ratings are limiting absolute values above which the serviceability may be impaired from the viewpoint of life or satisfactory performance. The breakdown voltages may be far above the maximum voltage ratings. To avoid permanent damage to the transistors, do not attempt to measure these characteristics above the maximum ratings.


² Due to the nature of these transistors, the dissipation in the base emitter circuit may be appreciable under high base drive conditions and must be included in the total device dissipation. For temperatures above 25 C, derate by 0.8 mw/°C.

Type 2N2277 SPAT® identifies matched pairs of Type 2N2276 Transistors with an offset voltage guaranteed over the temperature range of +25 C to +65 C.



ACTUAL SIZE

MECHANICAL SPECIFICATIONS



NOTE 1: THIS LEAD DIA APPLIES TO ZONE BETWEEN 0.050 AND 0.250 FROM BASE SEAT. IN ZONE BETWEEN 0.250 AND 0.050, A MAX OF 0.021 DIA IS HELD. OUTSIDE OF THESE ZONES, THE LEAD DIA IS NOT CONTROLLED.

DWG NO A-3808

ELECTRICAL CHARACTERISTICS³ at T = 25 C

CHARACTERISTICS		TEST CONDITIONS		MIN.	TYP.	MAX.	UNITS
D - C CHARACTERISTICS							
ICBO	Collector Cutoff Current	V _{CB}	= -10V	—	—	3	nA
ICBO	Collector Cutoff Current	V _{CB}	= -10V	T = +65 C	—	45	nA
IEBO	Emitter Cutoff Current	V _{EB}	= -10V	—	—	3	nA
IEBO	Emitter Cutoff Current	V _{EB}	= -10V	T = +65 C	—	45	nA
IECO	Emitter Current	V _{EC}	= -6V	—	—	3	nA
BV _{CBO}	Collector Breakdown Voltage	I _C	= -1 μA	15	—	—	volts
BV _{CEO}	Collector Breakdown Voltage	I _C	= -10 μA	10	—	—	volts
BV _{EBO}	Emitter Breakdown Voltage	I _E	= -1 μA	15	—	—	volts
BV _{ECO}	Emitter Breakdown Voltage	I _E	= -1 μA	10	—	—	volts
V _{RT}	Reach Through Voltage	V _{EB}	= -1V	10	—	—	volts
h _{FE}	D-C Amplification Factor	V _{CE}	= -0.5V	I _C = -5mA	15	—	—
V _{OFF}	Offset Voltage	I _B	= -500 μA	—	0.8	2.0	mV
V _{OFF}	Offset Voltage	I _B	= -1 mA	—	1.1	2.25	mV
V _{OFF}	Offset Voltage	I _B	= 1.5 mA	—	1.4	2.5	mV

HIGH FREQUENCY CHARACTERISTICS

r_s	Inverted Dynamic Saturation Resistance ⁴	$I_B = -1.5mA$	$I_E = 100\mu A$	4	10	17	ohms
C_{ib}	Input Capacitance	$V_{EB} = -6V$	$I_C = 0$ f = 4mc	—	4	6	pF
C_{ob}	Output Capacitance	$V_{CB} = -6V$	$I_E = 0$ f = 4mc	—	6	9	pF
C_{eb}	Emitter Diode Capacitance ⁵	$I_E = 0.25\mu A$	f = 10mc	—	12	16	pF
—	Emitter Diode Recovery Time ⁶	$I_B = -1.5mA$ nom.		—	6	15	μsec
f_T	Gain Bandwidth Product	$V_{CE} = -6V$	$I_E = 1mA$ f = 4mc	6	9	—	mc

TYPE 2N2277 MATCHED PAIR DATA

ΔV_{OFF}	Differential Offset Voltage ⁷	$I_B = -1.5mA$		—	—	—	100 μV
		$T_A = +25C$ to +65C					

³Typical values are for engineering guidance only.

⁴To be measured in circuit of Figure 1.

⁵To be measured in circuit of Figure 2.

⁶To be measured in circuit of Figure 3.

⁷To be measured in circuit of Figure 4.

"SPAT" is a registered trademark of the Philco Corp.

SPRAGUE ELECTRIC COMPANY
 EXECUTIVE OFFICES: NORTH ADAMS, MASS.

SEMICONDUCTOR DIVISION
 CONCORD, N.H. • WORCESTER, MASS.




FIGURE 1
INVERTED DYNAMIC r_s TEST CIRCUIT

The inverted dynamic saturation resistance, which is the slope of the V_{OFF} , I_E characteristic at a specified base current, is measured in the circuit shown in Figure 1. The circuit reads r_s directly as the ratio of the a-c collector voltage, V_0 to a calibrated a-c collector current.




FIGURE 2
EMITTER DIODE CAPACITANCE TEST CIRCUIT

Figure 2 shows the test circuit for the measurement of the emitter diode capacitance, C_{eb} . The measurement is made with the emitter diode slightly forward biased ($I_E = 0.25\mu A$). The 10 MC test signal from the admittance bridge should be less than 40 MV RMS.




FIGURE 3
EMITTER DIODE RECOVERY TIME TEST CIRCUIT

The emitter diode reverse recovery time, a measure of the transient response of the chopper, is measured in the circuit of Figure 3. The measurement is made as the time for the emitter current to recover from a specified forward value to a specified reverse value. The IN3064 diode across the 10K emitter resistance serves to clamp the emitter potential to reduce the output voltage change to a convenient level.




FIGURE 4
DIFFERENTIAL OFFSET VOLTAGE MATCH TEST CIRCUIT

The offset voltage match, ΔV_{OFF} , is measured in the circuit of Figure 4. The difference in the offset voltage at the specified base current is measured with a digital voltmeter.

In the construction of the components described, the full intent of the specification will be met. The Sprague Electric Company, however, reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.

The information included herein is believed to be accurate and reliable. However, the Sprague Electric Company assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

SPRAGUE
 THE MARK OF RELIABILITY

Engineering Bulletin

TYPE
2N2278
2N2279

TYPE 2N2278 AND 2N2279 SILICON PRECISION-ALLOY TRANSISTORS

DESIGNED FOR low-level chopper applications, Type 2N2278 Silicon Precision-Alloy Transistors feature extremely low leakage current, low offset voltage, and uniquely low inverted dynamic saturation resistance.

Type 2N2279 SPAT® identifies matched pairs of Type 2N2278 Transistors with an offset voltage match guaranteed over the temperature range of +25 C to +85 C.



ACTUAL SIZE


ABSOLUTE MAXIMUM RATINGS¹

Storage Temperature	—65 C to +140 C
Collector Voltage, V_{CB0}	—15 volts
Collector Voltage, V_{CE0}	—15 volts
Emitter Voltage, V_{EB0}	—15 volts
Emitter Voltage, V_{ECO}	—15 volts
Collector Current, I_C	—50 ma
Total Device Dissipation ² at 25 C	150 mw
Lead Temperature at $\frac{1}{16}$ " \pm $\frac{1}{32}$ " from case	230 C for 10 sec

¹ The maximum ratings are limiting absolute values above which the serviceability may be impaired from the viewpoint of life or satisfactory performance. The breakdown voltages may be far above the maximum voltage ratings. To avoid permanent damage to the transistors, do not attempt to measure these characteristics above the maximum ratings.

² Due to the nature of these transistors, the dissipation in the base emitter circuit may be appreciable under high base drive conditions and must be included in the total device dissipation. For temperatures above 25 C, derate by 1.3 mw/°C.

MECHANICAL SPECIFICATIONS



NOTE 1: THIS LEAD DIA. APPLIES TO ZONE BETWEEN 0.050 AND 0.250 FROM BASE SEAT. IN ZONE BETWEEN 0.250 AND 0.050, A MAX OF 0.021 DIA IS HELD. OUTSIDE OF THESE ZONES, THE LEAD DIA IS NOT CONTROLLED.

DWC NO. A-3808

ELECTRICAL CHARACTERISTICS³ at T = 25 C

CHARACTERISTICS		TEST CONDITIONS		MIN.	TYP.	MAX.	UNITS
D - C CHARACTERISTICS							
ICBO	Collector Cutoff Current	V _{CB}	= -10V	—	—	1	nA
ICBO	Collector Cutoff Current	V _{CB}	= -10V	—	—	15	nA
IEBO	Emitter Cutoff Current	V _{EB}	= -10V	—	—	1	nA
IEBO	Emitter Cutoff Current	V _{EB}	= -10V	—	—	15	nA
IECO	Emitter Current	V _{EC}	= -10V	—	—	1	nA
BV _{CBO}	Collector Breakdown Voltage	I _C	= -10nA	15	—	—	volts
BV _{CEO}	Collector Breakdown Voltage	I _C	= -1μA	15	—	—	volts
BV _{EBO}	Emitter Breakdown Voltage	I _E	= -10nA	15	—	—	volts
BV _{ECO}	Emitter Breakdown Voltage	I _E	= -10nA	15	—	—	volts
V _{OFF}	Offset Voltage	I _B	= -500μA	—	0.9	1.3	mV
V _{OFF}	Offset Voltage	I _B	= -1mA	—	1.0	1.75	mV
V _{OFF}	Offset Voltage	I _B	= -1.5mA	—	1.2	2.25	mV

HIGH FREQUENCY CHARACTERISTICS

r_s	Inverted Dynamic Saturation Resistance ⁴	$I_B = -1mA$	$I_E = 100\mu A$	7	13	18	ohms
C_{ib}	Input Capacitance	$V_{EB} = -6V$	$I_C = 0$ f = 4mc	—	4	7	pF
C_{ob}	Output Capacitance	$V_{CB} = -6V$	$I_E = 0$ f = 4mc	—	6	9	pF
C_{eb}	Emitter Diode Capacitance ⁵	$I_E = 0.25\mu A$	f = 10mc	—	12	16	pF
	Emitter Diode Recovery Time ⁶	$I_B = -1mA$ nom.		—	6	15	μsec
f_T	Gain Bandwidth Product	$V_{CE} = -6V$	$I_E = 1mA$ f = 4mc	7.6	12	—	mc

MATCHED PAIR DATA

ΔV_{OFF}	Differential Offset Voltage ⁷	$I_B = -1mA$	$T_A = +25C$ to +85C	—	—	50	μV
------------------	--	--------------	----------------------	---	---	----	---------

³Typical values are for engineering guidance only.

⁴To be measured in circuit of Figure 1.

⁵To be measured in circuit of Figure 2.

⁶To be measured in circuit of Figure 3.

⁷To be measured in circuit of Figure 4.

"SPAT" is a registered trademark of the Philco Corp.

SPRAGUE ELECTRIC COMPANY
 EXECUTIVE OFFICES: NORTH ADAMS, MASS.

SEMICONDUCTOR DIVISION
 CONCORD, N.H. • WORCESTER, MASS.




FIGURE 1
INVERTED DYNAMIC r_s TEST CIRCUIT

The inverted dynamic saturation resistance, which is the slope of the V_{OFF}, I_E characteristic at a specified base current, is measured in the circuit shown in Figure 1. The circuit reads r_s directly as the ratio of the a-c collector voltage, V_0 to a calibrated a-c collector current.




FIGURE 2
EMITTER DIODE CAPACITANCE TEST CIRCUIT

Figure 2 shows the test circuit for the measurement of the emitter diode capacitance, C_{eb} . The measurement is made with the emitter diode slightly forward biased ($I_E = 0.25 \mu A$). The 10 MC test signal from the admittance bridge should be less than 40 MV RMS.




FIGURE 3
RECOVERY TIME TEST CIRCUIT

The emitter diode reverse recovery time, a measure of the transient response of the chopper, is measured in the circuit of Figure 3. The measurement is made as the time for the emitter current to recover from a specified forward value to a specified reverse value. The IN3064 diode across the 10K emitter resistance serves to clamp the emitter potential to reduce the output voltage change to a convenient level.




FIGURE 4
MATCHED OFFSET VOLTAGE TEST CIRCUIT

The offset voltage match, ΔV_{OFF} , is measured in the circuit of Figure 4. The difference in the offset voltage at the specified base current is measured with a digital voltmeter.

In the construction of the components described, the full intent of the specification will be met. The Sprague Electric Company, however, reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.

The information included herein is believed to be accurate and reliable. However, the Sprague Electric Company assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

SPRAGUE
THE MARK OF RELIABILITY


Engineering Bulletin

**TYPE
2N2280
2N2281**

TYPE 2N2280 AND 2N2281 SILICON PRECISION-ALLOY TRANSISTORS

DESIGNED FOR low-level chopper applications, Type 2N2280 Silicon Precision-Alloy Transistors feature extremely low leakage current, low offset voltage, and a very low inverted dynamic saturation resistance.

Type 2N2280 transistor in matched pairs with an offset voltage match guaranteed over the temperature range of +25 C to +65 C are identified as Type 2N2281 SPAT® Transistors.



ACTUAL SIZE


ABSOLUTE MAXIMUM RATINGS¹

Storage Temperature -65 C to + 140 C
Collector Voltage, V_{CB0} -10 volts
Collector Voltage, V_{CEO} -6 volts
Emitter Voltage, V_{EBO} -10 volts
Emitter Voltage, V_{ECO} -6 volts
Collector Current, I_C -50 ma
Total Device Dissipation ² at 25 C 150 mw
Lead Temperature at $1/16'' \pm 1/32''$ from case 230 C for 10 sec

¹ The maximum ratings are limiting absolute values above which the serviceability may be impaired from the viewpoint of life or satisfactory performance. The breakdown voltages may be far above the maximum voltage ratings. To avoid permanent damage to the transistors, do not attempt to measure these characteristics above the maximum ratings.

² Due to the nature of these transistors, the dissipation in the base emitter circuit may be appreciable under high base drive conditions and must be included in the total device dissipation. For temperatures above 25 C, derate by 1.3 mw/°C.

MECHANICAL SPECIFICATIONS



NOTE 1: THIS LEAD DIA. APPLIES TO ZONE BETWEEN 0.050 AND 0.250 FROM BASE SEAT. IN ZONE BETWEEN 0.250 AND 0.050, A MAX OF 0.021 DIA IS HELD. OUTSIDE OF THESE ZONES, THE LEAD DIA IS NOT CONTROLLED.

DWG NO. A-3808

ELECTRICAL CHARACTERISTICS³ at T = 25 C

CHARACTERISTICS		TEST CONDITIONS		MIN.	TYP.	MAX.	UNITS
D - C CHARACTERISTICS							
ICBO	Collector Cutoff Current	V _{CB}	= - 6V	—	—	3	nA
ICBO	Collector Cutoff Current	V _{CB}	= - 6V T = +65C	—	—	50	nA
IEBO	Emitter Cutoff Current	V _{EB}	= - 6V	—	—	3	nA
IEBO	Emitter Cutoff Current	V _{EB}	= - 6V T = +65C	—	—	50	nA
BV _{CBO}	Collector Breakdown Voltage	I _C	= -10μA	10	—	—	volts
BV _{CEO}	Collector Breakdown Voltage	I _C	= -25μA	6	—	—	volts
BV _{EBO}	Emitter Breakdown Voltage	I _E	= -10μA	10	—	—	volts
BV _{ECO}	Emitter Breakdown Voltage	I _E	= -10μA	6	—	—	volts
V _{CE} (SAT)	Collector Saturation Voltage	I _C	= -5mA I _B = -0.8mA	—	0.05	0.1	volt
V _{BE}	Base Voltage	I _C	= -5mA I _B = -0.8 mA	—	0.9	1.35	volt
V _{OFF}	Offset Voltage	I _B	= -250μA	—	0.6	1.0	mV
V _{OFF}	Offset Voltage	I _B	= -1mA	—	0.7	1.5	mV
V _{OFF}	Offset Voltage	I _B	= -1.5mA	—	1.0	2.0	mV
HIGH FREQUENCY CHARACTERISTICS							
r _S	Inverted Dynamic Saturation Resistance ⁴	I _B	= -1 mA I _E = 100μA	5	10	18	ohms
C _{ib}	Input Capacitance	V _{EB}	= -3V I _C = 0 f = 4mc	—	5	8	pF
C _{ob}	Output Capacitance	V _{CB}	= -3V I _E = 1mA f = 4mc	—	7	10	pF
	Emitter Diode Recovery Time ⁵	I _B	= -1mA nom.	—	6	15	μsec
f _T	Gain Bandwidth Product	V _{CE}	= -3V I _E = 1mA f = 4mc	16	24	—	mc
MATCHED PAIR DATA							
ΔV _{OFF}	Differential Offset Voltage ⁶	I _B	= -1mA	—	—	100	μV
		T _A	= +25C to +65C	—	—		

³Typical values are for engineering guidance only.

⁴To be measured in circuit of Figure 1.

⁵To be measured in circuit of Figure 2.

⁶To be measured in circuit of Figure 3.

"SPAT" is a registered trademark of the Philco Corp.

SPRAGUE ELECTRIC COMPANY
EXECUTIVE OFFICES: NORTH ADAMS, MASS.

SEMICONDUCTOR DIVISION
CONCORD, N.H. • WORCESTER, MASS.




FIGURE 1

 INVERTED DYNAMIC r_s TEST CIRCUIT

The inverted dynamic saturation resistance, which is the slope of the V_{EC} , I_E characteristic at a specified base current, is measured in the circuit shown in Figure 1. The circuit reads r_s directly as the ratio of the a-c collector voltage, V_0 to a calibrated a-c collector current.




FIGURE 2

EMITTER DIODE RECOVERY TIME TEST CIRCUIT

The emitter diode reverse recovery time, a measure of the transient response of the chopper, is measured in the circuit of Figure 2. The measurement is made as the time for the emitter current to recover from a specified forward value to a specified reverse value. The IN3064 diode across the 10K emitter resistance serves to clamp the emitter potential to reduce the output voltage change to a convenient level.




FIGURE 3

MATCHED OFFSET VOLTAGE TEST CIRCUIT

The offset voltage match, ΔV_{OFF} , is measured in the circuit of Figure 3. The difference in the offset voltage at the specified base current is measured with a digital voltmeter.

In the construction of the components described, the full intent of the specification will be met. The Sprague Electric Company, however, reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.

The information included herein is believed to be accurate and reliable. However, the Sprague Electric Company assumes no responsibility for its use, nor for any infringements of patents or other rights of third parties which may result from it use.

SPRAGUE
 THE MARK OF RELIABILITY

Engineering Bulletin

 TYPE
2N2377

TYPE 2N2377 P-N-P SILICON PRECISION-ALLOY TRANSISTORS

DESIGNED for amplifier and oscillator applications at frequencies through 15 megacycles, Type 2N2377 Silicon Precision-Alloy Transistors may be operated at junction temperatures up to 140 C with excellent performance. The Type 2N2377 is electrically identical to Types 2N495 and 2N1118 but is housed in the JEDEC TO-18 case.


Rated at 150 mw total dissipation with a collector voltage rating of 25 volts, Type 2N2377 SPAT® transistors feature low leakage currents and low saturation voltage. The amplifier stage gain at 140 C is within a few db of the gain at room temperature.

Particularly well-suited for high-temperature applications, such as in airborne equipment, Type 2N2377 transistors are designed to meet the environmental requirements of Military Specification MIL-S-19500.



ACTUAL SIZE

MECHANICAL SPECIFICATIONS



NOTE 1: THIS LEAD DIA APPLIES TO ZONE BETWEEN 0.050 AND 0.250 FROM BASE SEAT. IN ZONE BETWEEN 0.250 AND 0.500, A MAX OF 0.021 DIA IS HELD. OUTSIDE OF THESE ZONES, THE LEAD DIA IS NOT CONTROLLED.

NOTE 2: MAX DIA LEADS AT GAGING PLANE 0.054 ± 0.001 BELOW BASE SEAT TO BE WITHIN 0.007 OF TRUE LOCATION RELATIVE TO MAX WIDTH TAB AND TO 0.230 MAX DIA MEASURED WITH SUITABLE GAGE. WHEN GAGE IS NOT USED, MEASUREMENT MADE AT BASE SEAT.

DWG. NO. A-34504

ABSOLUTE MAXIMUM RATINGS¹

Storage Temperature	— 65 C to +140 C
Collector Voltage ² , V_{CE} or V_{CB}	— 25 volts
Collector Current, I_C	— 50 mA
Total Device Dissipation ³ at 25 C	150 mW
Derating Factor above 25 C	1.3 mW/°C
Lead Temperature at $1/16"$ ± $1/32"$ from case	230 C for 10 sec

¹The maximum ratings are limiting absolute values above which the serviceability may be impaired from the viewpoint of life or satisfactory performance.

²In this class of transistors, the maximum collector voltage is limited by the punchthrough phenomenon.

³Due to the nature of this transistor, the dissipation in the base emitter circuit may be appreciable under high base drive conditions and must be included in the total device dissipation. (See Input Characteristic Curves.)

ELECTRICAL CHARACTERISTICS⁴ at $T = 25\text{ C}$

CHARACTERISTICS		TEST CONDITIONS		MIN.	TYPICAL	MAX.	UNITS
D-C CHARACTERISTICS							
ICBO	Collector Cutoff Current ⁵	V _{CB} = -25 V		—	.002	1.0	μA
IEBO	Emitter Cutoff Current	V _{EB} = -10 V		—	.001	0.1	μA
BV _{CEO}	Collector Voltage	ICEO = -25 μA		25	—	—	volts
h _{FE}	Collector Voltage	V _{CE} = 0.5 V	I _C = -5 mA	10	25	100	—
SMALL SIGNAL PARAMETERS							
h _{fe}	Current Amplification Factor	V _{CE} = -6 V	I _E = 1 mA	15	30	120	—
f _T	Gain Bandwidth Product	V _{CE} = -6 V	I _E = 1 mA	8	20	—	mc
r _b 'C _c	Extrinsic Base Resistance	f = 4 mc		—	—	—	—
	Collector Capacitance Product	V _{CE} = -6 V	I _E = 1 mA	—	1450	5000	psec
C _{ob}	Output Capacitance	V _{CE} = -6 V	I _E = 1 mA	—	6	12	pF
		f = 4 mC					
h _{ib}	Input Resistance	V _{CE} = -6 V	I _E = 1 mA	—	40	90	ohms
h _{ob}	Output Admittance	V _{CE} = -6 V	I _E = 1 mA	—	1.5	2.5	μmhos

⁴Typical values are for engineering guidance only.


⁵The saturation current will approximately double with every 10 C of temperature. With ratings at any collector voltage then, the I_{CBO} may be calculated for any temperature by doubling the low voltage I_{CBO} for every 10 C and adding the difference between the room temperature I_{CBO} at the desired voltage and the room temperature I_{CBO} at low voltage.

"SAT" is a registered trademark of the Philco Corp.


SPRAGUE ELECTRIC COMPANY
 EXECUTIVE OFFICES: NORTH ADAMS, MASS.

SEMICONDUCTOR DIVISION
 CONCORD, N.H. • WORCESTER, MASS.


CHARACTERISTIC CURVES OF TYPE 2N2377 TRANSISTORS




TYPICAL COLLECTOR CHARACTERISTICS
IN GROUND Emitter CONFIGURATION
AT 25 C



TYPICAL SATURATED REGION COLLECTOR CHARACTERISTICS
IN GROUND Emitter CONFIGURATION
AT 25 C




TYPICAL COLLECTOR CHARACTERISTICS
IN GROUND Emitter CONFIGURATION
AT 125 C




TYPICAL SATURATED REGION COLLECTOR CHARACTERISTICS
IN GROUND Emitter CONFIGURATION
AT 125 C


CHARACTERISTIC CURVES OF TYPE 2N2377 TRANSISTORS - - cont.




TYPICAL INPUT CHARACTERISTICS
IN GROUNDED EMITTER CONFIGURATION
AT 25 C



TYPICAL INPUT CHARACTERISTICS
IN GROUNDED EMITTER CONFIGURATION
AT 125 C




TYPICAL h PARAMETERS
AS A FUNCTION OF TEMPERATURE
NORMALIZED FOR 25 C
WITH $V_{CE} = -6$ VOLTS, $I_E = 1.0$ MA



TYPICAL CHARACTERISTICS
AS A FUNCTION OF COLLECTOR VOLTAGE
NORMALIZED FOR $V_{CE} = -6$ VOLTS
WITH $I_E = 1.0$ MA

CHARACTERISTIC CURVES OF TYPE 2N2377 TRANSISTORS - - cont.



TYPICAL CHARACTERISTICS AS A FUNCTION OF
EMITTER CURRENT NORMALIZED FOR $I_E = 1.0$ MA
WITH $V_{CE} = -6$ VOLTS

• • •

In the construction of the components described, the full intent of the specification will be met. The Sprague Electric Company, however, reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.

SPRAGUE
 THE MARK OF RELIABILITY

Engineering Bulletin

 TYPE
2N2378

TYPE 2N2378 P-N-P SILICON PRECISION-ALLOY TRANSISTORS

HIGH-SPEED switching at high temperatures is the major application for the Type 2N2378 Silicon Precision-Alloy Transistors. The frequency at which β equals unity (f_T) is typically about 20 megacycles. The Type 2N2378 is electrically identical with Types 2N496 and 2N1119 but is housed in the JEDEC TO-18 case.

Since the saturation resistance is typically less than 10 ohms, the voltage drop at saturation is in the order of a tenth of a volt. Consequently, there is very low power dissipation in the "on" condition. This permits the designer to gain the advantages of low voltage operation and minimum load impedance.

ABSOLUTE MAXIMUM RATINGS¹

Storage Temperature	— 65 C to +140 C
Collector Voltage ² , V_{CB} or V_{CE}	10 volts
Collector Current, I_C	— 50 mA
Derating Factor above 25 C	1.3 mW/°C
Total Device Dissipation ³ at 25 C	150 mW
Lead Temperature at $1/16"$ \pm $1/32"$ from case	230 C for 10 sec

¹The maximum ratings are limiting absolute values above which the serviceability may be impaired from the viewpoint of life or satisfactory performance. The diode breakdown and punchthrough voltages may be far above the maximum collector voltage rating. For this reason it is important that the 2N2378 not be tested above the maximum voltage rating to avoid permanent damage to the transistor.


²In this class of transistor, the maximum collector voltage is limited by the punchthrough phenomenon.

³Due to the nature of this transistor, the dissipation in the base emitter circuit may be appreciable under high base drive conditions and must be included in the total device dissipation. (See Input Characteristic Curves.)

Because the input voltage is usually four or five times the saturation voltage even at elevated temperatures, Type 2N2378 SPAT® transistors are particularly suited for direct coupled switching circuits. They feature very low leakage currents and a 150 mw rated dissipation at 25 C ambient temperature.



ACTUAL SIZE



NOTE 1: THIS LEAD DIA APPLIES TO ZONE BETWEEN 0.050 AND 0.250 FROM BASE SEAT. IN ZONE BETWEEN 0.250 AND 0.500, A MAX OF 0.021 DIA IS HELD. OUTSIDE OF THESE ZONES, THE LEAD DIA IS NOT CONTROLLED.

NOTE 2: MAX DIA LEADS AT GAGING PLANE 0.054 \pm 0.001 BELOW BASE SEAT TO BE WITHIN 0.007 OF TRUE LOCATION RELATIVE TO MAX WIDTH TAB AND TO 0.230 MAX DIA MEASURED WITH SUITABLE GAGE. WHEN GAGE IS NOT USED, MEASUREMENT MADE AT BASE SEAT.

DWG. NO. A-34504

ELECTRICAL CHARACTERISTIC⁴ at T = 25 C

CHARACTERISTICS		TEST CONDITIONS		MIN.	TYPICAL	MAX.	UNITS
D - C CHARACTERISTICS							
ICBO	Collector Cutoff Current ⁵	V _{CB} = -10V		—	.001	0.1	μA
IEBO	Emitter Cutoff Current	V _{EB} = -10V		—	.001	0.1	μA
ICEX	Collector Cutoff Current	V _{CE} = -4.5V	V _{BE} = -0.45V	—	5	25	μA
BV _{CEO}	Collector Breakdown Voltage	I _C = -25 μA		—	—	10	volts
h _{FE}	Current Amplification Factor	V _{CE} = -0.5V	I _C = -15 mA	15	25	—	—
V _{CE} (SAT)	Collector Voltage	I _C = -5 mA	I _B = -0.8 mA	—	0.08	0.15	volts
V _{BE}	Input Voltage	I _C = -5 mA	I _B = -0.8 mA	0.75	0.9	1.0	volts
SMALL SIGNAL PARAMETERS							
f _T	Gain Bandwidth Product	V _{CE} = -6 V f = 4 mc	I _E = 1 mA	7.2	20	—	mc
r _b 'C _c	Extrinsic Base Resistance	V _{CE} = -6 V	I _E = 1 mA	—	1500	5000	psec
C _{ob}	Collector Capacitance Product	V _{CE} = -6 V	I _E = 1 mA	—	6	12	pF
K' _s	Hole Storage ⁶	I _B = -1 mA		—	90	175	nsec

⁴Typical values are for engineering guidance only.


⁵The saturation current will approximately double with every 10 C of temperature. At any collector voltage, then, the I_{CBO} may be calculated for any temperature by doubling the low voltage I_{CBO} for every 10 C and adding the difference between the room temperature I_{CBO} at the desired voltage and the room temperature I_{CBO} at low voltage.

⁶To be tested in hole storage circuit. See page 4.


SPRAGUE ELECTRIC COMPANY
 EXECUTIVE OFFICES: NORTH ADAMS, MASS.

SEMICONDUCTOR DIVISION
 CONCORD, N.H. • WORCESTER, MASS.


CHARACTERISTIC CURVES OF TYPE 2N2378 TRANSISTORS




TYPICAL COLLECTOR CHARACTERISTICS
IN GROUND Emitter CONFIGURATION
AT 25 C



TYPICAL SATURATED REGION COLLECTOR CHARACTERISTICS
IN GROUND Emitter CONFIGURATION
AT 25 C




TYPICAL COLLECTOR CHARACTERISTICS
IN GROUND Emitter CONFIGURATION
AT 125 C




TYPICAL SATURATED REGION COLLECTOR CHARACTERISTICS
IN GROUND Emitter CONFIGURATION
AT 125 C


CHARACTERISTIC CURVES OF TYPE 2N2378 TRANSISTORS - - cont.




TYPICAL INPUT CHARACTERISTICS
IN GROUND-EMITTER CONFIGURATION
AT 25 C



TYPICAL INPUT CHARACTERISTICS
IN GROUND-EMITTER CONFIGURATION
AT 125 C




TYPICAL PARAMETERS
AS A FUNCTION OF JUNCTION TEMPERATURE
NORMALIZED FOR 25 C



TYPICAL CHARACTERISTICS AS A FUNCTION OF
COLLECTOR VOLTAGE AND EMITTER CURRENT
AT 25 C

CHARACTERISTIC CURVES OF TYPE 2N2378 TRANSISTORS - - cont.



TYPICAL D-C β
AS A FUNCTION OF COLLECTOR CURRENT
IN GROUND-EMITTER CONFIGURATION
AT 25 C

• • •

HOLE STORAGE MEASUREMENT OF TYPE 2N2378 TRANSISTORS

The hole storage factor K_s' is a device constant defined as the excess stored charge (in saturation) per unit excess base current, where excess base current is the amount of current supplied to the base in excess of that required to just keep the transistor in saturation. While the hole storage factor may be expressed in units of time, this is not a time measurement and does not imply that the storage time in any particular circuit is that specified.


The storage time in an actual circuit is a function of the ratio of both the "turn-on" base current and

the "turn-off" base current to the "on" collector current. The storage time will be approximately

$$t_s = K_s' I_n \frac{I_{B1} + I_{B2}}{I_{CS} + I_{B2}}$$

where I_{B1} is the "turn-on" base current, I_{B2} is the "turn-off" base current (assumed to be reverse current) and I_{CS} is the "on" collector current.

HOLE STORAGE TEST CIRCUIT



C_1 , rated at 500 pF, includes probe or scope capacitance. This value should be measured with the differentiating network disconnected.

$$K_s' = \frac{C_1 V_{OUT}}{I_E} = \frac{500}{I} \frac{V_{OUT}}{\text{mA}} \quad \text{(These units are the equivalent of } \mu\text{Coulombs of nsec.)}$$

In the construction of the components described, the full intent of the specification will be met. The Sprague Electric Company, however, reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.