

GENERAL DESCRIPTION

These devices are a dual P-channel, silicon, tetrode, insulated gate, enhancement-type, field-effect transistors designed primarily for low power chopper and switching applications. These devices include a shunting resistor diode network connected between the gate and body.

ABSOLUTE MAXIMUM RATINGS (Note 2)

Maximum Temperatures	
Operating Junction Temperature	-65°C to +175°C
Storage Temperature	-65°C to +200°C
Lead Temperature (Soldering, 10 sec time limit)	+300°C

Maximum Power Dissipation (Note 3)

Total Dissipation at 25°C Case Temperature	1.7W
at 25°C Ambient Temperature	0.6 W

Maximum Voltages and Currents


V _{GS(f)} Forward Gate to Bulk Voltage	-50 V
V _{DB} Drain to Bulk Voltage	-30 V
V _{SB} Source to Bulk Voltage	-30 V
I _G Gate Current	10 mA
I _D Drain Current	200 mA
I _S Source Current	200 mA
I _B Bulk Current	200 mA

DUAL MATCHED P-CHANNEL ENHANCEMENT MODE MOS FETS (DIODE PROTECTED) 3N147 3N148

FEATURES

- Integrated Gate Protection Circuit (Note 1)
- Low On-Resistance
 $r_{ds(on)} = 500 \Omega$ (Max)
- Low Leakage $I_{D(off)} = 0.5 \text{ nA}$ (Max)

PACKAGE DIMENSIONS



1503ZX2

ELECTRICAL CHARACTERISTICS (Each Side, 25°C Free Air Temperature unless otherwise noted)

PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
V _{GB(f)} Forward Gate Voltage (Note 4)	-50			V	I _G = 10 mA V _{DB} = V _{SB} = 0
V _{(BR)DB} Drain to Bulk Breakdown Voltage	-30			V	I _D = 10 μ A V _{GB} = V _{SB} = 0
V _{(BR)SB} Source to Bulk Breakdown Voltage	-30			V	I _S = 10 μ A V _{GB} = V _{DB} = 0
I _{D(off)} Drain Off Current	3N147	1.0	5.0	nA	V _{DB} = -20 V V _{GB} = V _{SB} = 0
	3N148	0.1	0.5	nA	V _{DB} = -20 V V _{GB} = V _{SB} = 0
I _{S(off)} Source Off Current	3N147	2.0	10	nA	V _{SB} = -20 V V _{GB} = V _{DB} = 0
	3N148	0.2	1.0	nA	V _{SB} = -20 V V _{GB} = V _{DB} = 0
I _{G(f)} Gate Forward Current		0.03	1.0	nA	V _{GB} = -40 V V _{DB} = V _{SB} = 0
V _{GS(th)} Gate to Source Threshold Voltage	-2.0	-3.6	-6.0	V	I _D = 10 μ A V _{DS} = -20 V V _{BS} = 0
V _{GS(th)} Gate to Source Threshold Voltage	-3.0	-6.8	-12	V	I _D = 10 μ A V _{DS} = -20 V V _{BS} = 5.0 V
V _{GS(th)} Gate to Source Threshold Voltage	-4.0	-8.0	-15	V	I _D = 10 μ A V _{DS} = -20 V V _{BS} = 10 V
I _{D(on)} On-state Drain Current	8.0	22		mA	V _{DS} = -20 V V _{GS} = -15 V V _{BS} = 0
V _{DS(on)} Drain to Source On-state Voltage	-1.2	-2.5		V	I _D = 5.0 mA V _{GS} = -15 V V _{BS} = 0
r _{ds(on)} Drain to Source On-state Resistance (f = 1.0 kHz)		205	500	Ω	V _G = -15 V V _D = 0 V _S = 0 V _B = 0
r _{ds(on)} Drain to Source On-state Resistance (f = 1.0 kHz)		220	650	Ω	V _G = -25 V V _D = -5.0 V V _S = -5.0 V V _B = 5.0 V
r _{ds(on)} Drain to Source On-state Resistance (f = 1.0 kHz)		270	800	Ω	V _G = -30 V V _D = -10 V V _S = -10 V V _B = 10 V

ELECTRICAL CHARACTERISTICS (Each Side, 25°C Free Air Temperature unless otherwise noted)

PARAMETER			MIN	MAX	UNITS	TEST CONDITIONS	
C _d	Drain Capacitance (f = 1.0 MHz)		8.0	12	pF	V _{DB} = 0	V _{SB} = V _{GB} = 0
C _s	Source Capacitance (f = 1.0 MHz)		14	20	pF	V _{SB} = 0	V _{DB} = V _{GB} = 0
C _g	Gate Capacitance (f = 1.0 MHz)		4.2	6.0	pF	V _{GB} = -40 V	V _{DB} = V _{SB} = 0
C _{dg}	Drain to Gate Capacitance (f = 1.0 MHz)		0.8	2.0	pF	V _{DG} = 0	V _{BS} = 0
C _{sg}	Source to Gate Capacitance (f = 1.0 MHz)		0.8	2.0	pF	V _{SG} = 0	V _{BS} = 0
t _{d(on)}	Turn On Delay Time		4.0	20	ns	V _{DD} = -17.5 V	I _{D(on)} = 5.0 mA
t _r	Rise Time		30	100	ns	V _{GS(on)} = -15 V	V _{GS(off)} = 0
t _{d(off)}	Turn Off Delay Time		6.0	30	ns	R _G = 50 Ω	
t _f	Fall Time		100	150	ns		
I _{D(off)} (125°C)	Drain Off Current	3N147	1.0	5.0	μA	V _{DB} = -20 V	V _{GB} = V _{SB} = 0
		3N148	0.1	0.5	μA	V _{DB} = -20 V	V _{GB} = V _{SB} = 0
I _{S(off)} (125°C)	Source Off Current	3N147	2.0	10	μA	V _{SB} = -20 V	V _{GB} = V _{DB} = 0
		3N148	0.2	1.0	μA	V _{SB} = -20 V	V _{GB} = V _{DB} = 0
I _{G(f)} (125°C)	Gate Forward Leakage Current		0.03	1.0	μA	V _{GB} = -40 V	V _{DB} = V _{SB} = 0
r _{ds(on)} (125°C)	Drain to Source On Resistance (f = 1.0 kHz)		345	850	Ω	V _G = -15 V	V _D = 0 V _S = 0 V _B = 0
r _{ds(on)} (125°C)	Drain to Source On Resistance (f = 1.0 kHz)		0.36	1.1	kΩ	V _G = -25 V	V _D = -5.0 V V _S = -5.0 V V _B = 5.0 V
r _{ds(on)} (125°C)	Drain to Source On Resistance (f = 1.0 kHz)		0.32	1.35	kΩ	V _G = -30 V	V _D = -10 V V _S = -10 V V _B = 10 V

NOTES:

- The Integrated Gate Protection Circuit consists of a diffused resistor-diode network which protects the gate of the MOS-FET from accidental damage due to voltage transients.
- These ratings are limiting values above which the serviceability of any individual semiconductor device may be impaired.
- These ratings give a maximum junction temperature of 175°C and junction to case thermal resistance of 88.2°C/Watt (derating factor of 11.3 mW/°C); junction to ambient thermal resistance of 250°C/Watt (derating factor of 4.0 mW/°C).
- Pulse Condition: Pulse width $\leq$ 1.0 ms; Duty Cycle = 1%.