

V.H.F. POWER TRANSISTOR

N-P-N silicon planar epitaxial transistor primarily for use in v.h.f.-f.m. broadcast transmitters.

Features:

- internally matched input for wideband operation and high power gain;
- multi-base structure and diffused emitter ballasting resistors for an optimum temperature profile;
- gold-metallization ensures excellent reliability.

The transistor has a $\frac{1}{2}$ in 6-lead flange envelope with a ceramic cap. All leads are isolated from the flange.

QUICK REFERENCE DATA

R.F. performance up to $T_h = 25^\circ\text{C}$ in an unneutralized common-emitter class-B circuit.

mode operation	V_{CE} V	f MHz	P_L W	P_S W	G_p dB	η %
narrow band; c.w.	28	108	175	< 17,5	> 10,0	> 65

MECHANICAL DATA



SOT-119 (see Fig. 1).

PRODUCT SAFETY This device incorporates beryllium oxide, the dust of which is toxic. The device is entirely safe provided that the BeO disc is not damaged.

MECHANICAL DATA

Fig. 1 SOT-119.

Dimensions in mm



7277385.6

Torque on screw: min. 0,6 Nm (6 kg cm)
max. 0,75 Nm (7,5 kg cm)

Recommended screw: cheese-head 4-40 UNC/2A

Heatsink compound must be applied sparingly and evenly distributed.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Collector-emitter voltage
(peak value); $V_{BE} = 0$
open base

V_{CESM}	max.	65 V
V_{CEO}	max.	33 V
V_{EBO}	max.	4 V

Emitter-base voltage (open collector)

Collector current
d.c. or average
(peak value); $f > 1$ MHz

$I_C; I_C(AV)$	max.	17,5 A
I_{CM}	max.	35 A

Total power dissipation at $T_{mb} = 25$ °C
R.F. power dissipation ($f > 1$ MHz); $T_{mb} = 25$ °C
R.F. power dissipation ($f > 1$ MHz); $T_h = 70$ °C


P_{tot} (d.c.)	max.	220 W
P_{tot} (r.f.)	max.	270 W
P_{tot} (r.f.)	max.	146 W

Storage temperature

T_{stg}		-65 to +150 °C
-----------	--	----------------

Operating junction temperature

T_j	max.	200 °C
-------	------	--------



(1) Second breakdown limit.

Fig. 2 D.C. SOAR.




Fig. 3 Power derating curves vs. temperature.

- I Continuous d.c. operation
- II Continuous r.f. operation ($f > 1$ MHz)
- III Short-time operation during mismatch; ($f > 1$ MHz).

THERMAL RESISTANCE (dissipation = 150 W; $T_{mb} = 72$ °C, i.e. $T_h = 42$ °C)

From junction to mounting base (d.c. dissipation)
From junction to mounting base (r.f. dissipation)
From mounting base to heatsink

$R_{th j-mb}(dc)$	max	0,85 K/W
$R_{th j-mb}(rf)$	max	0,60 K/W
$R_{th mb-h}$	max	0,2 K/W

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$

Collector-emitter breakdown voltage

$V_{BE} = 0$; $I_C = 50\text{ mA}$ -
open base; $I_C = 200\text{ mA}$

$V_{(BR)CES} > 65\text{ V}$

$V_{(BR)CEO} > 33\text{ V}$

Emitter-base breakdown voltage

open collector; $I_E = 20\text{ mA}$

$V_{(BR)EBO} > 4\text{ V}$

Collector cut-off current

$V_{BE} = 0$; $V_{CE} = 33\text{ V}$

$I_{CES} < 25\text{ mA}$

Second breakdown energy; $L = 25\text{ mH}$; $f = 50\text{ Hz}$

open base

$E_{SBO} > 20\text{ mJ}$

$R_{BE} = 10\ \Omega$

$E_{SBR} > 20\text{ mJ}$

D.C. current gain*

$I_C = 8,5\text{ A}$; $V_{CE} = 25\text{ V}$

h_{FE} typ. 50
15 to 100

Collector-emitter saturation voltage*

$I_C = 20\text{ A}$; $I_B = 4,0\text{ A}$

V_{CEsat} typ. 1,6 V

Transition frequency at $f = 100\text{ MHz}$ **

$-I_E = 8,5\text{ A}$; $V_{CB} = 25\text{ V}$

f_T typ. 600 MHz

$-I_E = 20\text{ A}$; $V_{CB} = 25\text{ V}$

f_T typ. 600 MHz

Collector capacitance at $f = 1\text{ MHz}$

$I_E = I_e = 0$; $V_{CB} = 25\text{ V}$

C_c typ. 275 pF

Feedback capacitance at $f = 1\text{ MHz}$

$I_C = 100\text{ mA}$; $V_{CE} = 25\text{ V}$

C_{re} typ. 155 pF

Collector-flange capacitance

C_{cf} typ. 3 pF

* Measured under pulse conditions: $t_p \leq 300\ \mu\text{s}$; $\delta \leq 0,02$.

** Measured under pulse conditions: $t_p \leq 50\ \mu\text{s}$; $\delta \leq 0,01$.




Fig. 4 $V_{CE} = 25$ V; $T_j = 25$ °C.




Fig. 5 $V_{CB} = 25$ V; $f = 100$ MHz; $T_j = 25$ °C.





Fig. 6 $I_E = I_e = 0$; $f = 1$ MHz; $T_j = 25$ °C.

APPLICATION INFORMATION

R.F. performance in narrow band c.w. operation (common-emitter class-B circuit) $T_h = 25^\circ\text{C}$

f MHz	V_{CE} V	P_L W	P_S W	G_p dB	I_C A	n %
108	28	175	< 17,5 typ. 13,9	> 10,0 typ. 11,0	< 9,6 typ. 8,9	> 65 typ. 70

Fig. 7 Class-B test circuit at $f = 108$ MHz.

List of components

C1 = C3 = 7 to 100 pF film dielectric trimmer (cat. no. 2222 809 07015)

C2 = C4 = C5 = C6 = C7 = 100 pF (500 V) multilayer ceramic chip capacitor (ATC[▲]); except for C2 these capacitors are placed 7 mm from transistor edge

C8 = C10 = 470 pF multilayer ceramic chip capacitor (cat. no. 2222 856 13471)

C9 = C15 = 40 pF, parallel connection of 4 x 10 pF lead feed-through capacitors (cat. no. 2222 702 05109)

C11 = 100 nF multilayer ceramic chip capacitor (cat. no. 2222 852 59104)

C12 = C16 = 7 to 47 pF precision tuning capacitor (cat. no. 2222 805 00174)

C13 = 19 pF, parallel connection of 4 x 4,7 pF lead feed-through capacitors (cat. no. 2222 702 04478)

C14 = 6,8 $\mu\text{F}/63$ V electrolytic capacitor

L1 = Cu strip (10 mm x 4 mm x 0,5 mm)

L2 = strip on printed-circuit board

L3 = 7 turns closely wound enamelled Cu wire (0,3 mm); int. dia. 3,0 mm; leads 2 x 6 mm

L4 = L8 = L9 = Ferroxcube wide-band h.f. choke, grade 3B (cat. no. 4312 020 36640)

L5 = 3 turns enamelled Cu wire (1,6 mm); int. dia. 8 mm; length 9 mm; leads 2 x 5 mm

L6 = Cu strip (27 mm x 9 mm x 0,5 mm)

L7 = 2 turns enamelled Cu wire (1,6 mm); int. dia. 8 mm; length 9 mm; leads 2 x 10 mm

L2 is strip on a double Cu-clad printed-circuit board with epoxy fibre-glass dielectric, thickness 1/16 in.

R1 = 10 Ω carbon resistor[▲] ATC means American Technical Ceramics.




Fig. 8 Component layout and printed-circuit board for 108 MHz class-B test circuit. (Dimensions in mm.)

The circuit and the components are on one side of the epoxy fibre-glass board, the other side is unetched copper to serve as a ground-plane. Earth connections are made by means of fixing screws. Additionally copper straps are used under the emitters and at the input and output to provide direct contact between the copper on the component side and the ground-plane.




Fig. 9 R.F. SOAR. — $f > 1$ MHz (continuous); - - - short time operation during mismatch ($f > 1$ MHz).




Fig. 10 Load power as a function of source power.




Fig. 11 Power gain and efficiency as a function of source power.




Fig. 12 Input impedance (series components).




Fig. 13 Load impedance (series components).




Fig. 14 Power gain as a function of frequency.

Conditions for Figs 10 and 11:

Test circuit tuned for each power level;
 typical values; $V_{CE} = 28 \text{ V}$; $f = 108 \text{ MHz}$;
 $T_h = 25 \text{ }^\circ\text{C}$; class-B operation.

Conditions for Figs 12, 13 and 14:

Typical values; $V_{CE} = 28 \text{ V}$; $P_L = 175 \text{ W}$;
 $T_h = 25 \text{ }^\circ\text{C}$; class-B operation.

OPERATING NOTE for Figs 12, 13 and 14:

Below 50 MHz a base-emitter resistor of $4.7 \text{ } \Omega$ is recommended to avoid oscillation.

This resistor must be effective for r.f. only.

V.H.F. LINEAR POWER TRANSISTOR

N-P-N silicon planar epitaxial transistor primarily intended for use in linear v.h.f. amplifiers for television transmitters and transposers. Diffused emitter ballasting resistors and the application of **gold sandwich metallization** ensure an optimum temperature profile and excellent reliability properties.

The transistor has a 1/4" capstan envelope with ceramic cap. All leads are isolated from the stud.


QUICK REFERENCE DATA

R.F. performance mode of operation	f_{vision} MHz	V_{CE} V	I_{C} A	T_{h} °C	d_{im}^* dB	$P_{\text{O sync}}^*$ W	G_{p} dB
class-A; linear amplifier	224,25	25	0,46	70	-60	> 1,5	> 18
	224,25	25	0,46	25	-60	typ. 1,7	typ. 20

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.

MECHANICAL DATA

Fig. 1 SOT-122.



Torque on nut: min. 0,75 Nm
(7,5 kg cm)
max. 0,85 Nm
(8,5 kg cm)

Diameter of clearance hole in heatsink: max. 4,2 mm.
Mounting hole to have no burrs at either end.
De-burring must leave surface flat; do not chamfer or countersink either end of hole.

When locking is required an adhesive is preferred instead of a lock washer.

PRODUCT SAFETY This device incorporates beryllium oxide, the dust of which is toxic. The device is entirely safe provided that the BeO disc is not damaged.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Collector-emitter voltage
(peak value); $V_{BE} = 0$
open base

V_{CESM} max. 60 V

V_{CEO} max. 30 V

Emitter-base voltage (open collector)

V_{EBO} max. 4 V

Collector current

$I_C; I_C(AV)$ max. 1,5 A

d.c. or average
(peak value); $f > 1$ MHz

I_{CM} max. 3,5 A

Total power dissipation at $T_{mb} = 25$ °C


P_{tot} max. 32,5 W

Storage temperature

T_{stg} -65 to +150 °C

Operating junction temperature

T_j max. 200 °C



(1) Second breakdown limit (independent of temperature).

Fig. 2 D.C. SOAR.




Fig. 3 Power derating curve vs. temperature.

THERMAL RESISTANCE (see Fig. 4)

From junction to mounting base
(dissipation = 12 W; $T_{mb} = 77$ °C; i.e. $T_h = 70$ °C)

$R_{th j-mb} = 5,6$ K/W

From mounting base to heatsink

$R_{th mb-h} = 0,6$ K/W




Fig. 4 Maximum thermal resistance from junction to heatsink as a function of power dissipation, with heatsink and junction temperature as parameters. ($R_{th\ mb-h} = 0,6\text{ K/W}$).

Example

Nominal class-A operation; $V_{CE} = 25\text{ V}$; $I_C = 0,46\text{ A}$; $T_h = 70\text{ }^\circ\text{C}$.

Fig. 4 shows: $R_{th\ j-h}$ max. $6,13\text{ K/W}$
 T_j max. $140,5\text{ }^\circ\text{C}$

Typical device: $R_{th\ j-h}$ typ. $5,45\text{ K/W}$
 T_j typ. $133\text{ }^\circ\text{C}$

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$

Collector-emitter breakdown voltage

$V_{BE} = 0; I_C = 10\text{ mA}$
open base; $I_C = 50\text{ mA}$

$V_{(BR)CES} > 60\text{ V}$

$V_{(BR)CEO} > 30\text{ V}$

Emitter-base breakdown voltage

open collector; $I_E = 4\text{ mA}$

$V_{(BR)EBO} > 4\text{ V}$

Collector cut-off current

$V_{BE} = 0; V_{CE} = 30\text{ V}$

$I_{CES} < 4\text{ mA}$

Second breakdown energy; $L = 25\text{ mH}; f = 50\text{ Hz}$

open base

$ESBO > 2\text{ mJ}$

$R_{BE} = 10\text{ }\Omega$

$ESBR > 2\text{ mJ}$

D.C. current gain *

$I_C = 0,5\text{ A}; V_{CE} = 25\text{ V}$

h_{FE} typ. 65
15 to 120

Collector-emitter saturation voltage *

$I_C = 1,0\text{ A}; I_B = 0,1\text{ A}$

V_{CEsat} typ. 0,8 V

Transition frequency at $f = 500\text{ MHz}$ **

$-I_E = 0,5\text{ A}; V_{CB} = 25\text{ V}$

f_T typ. 1,20 GHz

$-I_E = 1,0\text{ A}; V_{CB} = 25\text{ V}$

f_T typ. 1,15 GHz

Collector capacitance at $f = 1\text{ MHz}$

$I_E = I_e = 0; V_{CB} = 25\text{ V}$

C_c typ. 18 pF

Feedback capacitance at $f = 1\text{ MHz}$

$I_C = 20\text{ mA}; V_{CE} = 25\text{ V}$

C_{re} typ. 9,2 pF

→ Collector-stud capacitance

C_{cs} typ. 1,2 pF

* Measured under pulse conditions: $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0,02$.

** Measured under pulse conditions: $t_p \leq 50\text{ }\mu\text{s}; \delta \leq 0,01$.




Fig. 5 Typical values; $T_j = 25^\circ\text{C}$.




Fig. 6 $I_E = I_e = 0$; $f = 1\text{ MHz}$; $T_j = 25^\circ\text{C}$.




Fig. 7 $V_{CB} = 25\text{ V}$; $f = 500\text{ MHz}$; $T_j = 25^\circ\text{C}$.

APPLICATION INFORMATION

R.F. performance in v.h.f. class-A operation (linear power amplifier)

f_{vision} (MHz)	V_{CE} (V)	I_{C} (A)	T_{h} ($^{\circ}\text{C}$)	d_{im} (dB)*	P_{Osync} (W)*	G_{p} (dB)
224,25	25	0,46	70	-60	> 1,5	> 18
224,25	25	0,46	70	-60	typ. 1,7	typ. 19,5
224,25	25	0,46	25	-60	typ. 1,8	typ. 20

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.




Fig. 8 Test circuit at $f_{\text{vision}} = 224,25$ MHz.

List of components:

- C1 = 1,8 to 10 pF film dielectric trimmer (cat. no. 2222 809 05002)
- C2 = 2 to 9 pF film dielectric trimmer (cat. no. 2222 809 09002)
- C3 = C4 = 82 pF multilayer ceramic chip capacitor (ATC[▲]), placed 7 mm from transistor edge
- C5 = C7 = C14 = 680 pF (50 V) multilayer ceramic chip capacitor (cat. no. 2222 852 13681)
- C6 = C8 = 330 nF polyester capacitor
- C9 = 43 pF (500 V) multilayer ceramic chip capacitor (ATC[▲])
- C10 = C13 = 2 to 18 pF film dielectric trimmer (cat. no. 2222 809 09003)
- C11 = 10 $\mu\text{F}/40$ V solid aluminium electrolytic capacitor
- C12 = 18 pF (500 V) multilayer ceramic chip capacitor (ATC[▲])
- L1 = 49 nH; 4 turns enamelled Cu wire (1,0 mm); int. dia. 3,6 mm; length 6,3 mm; leads 2 x 5 mm
- L2 = L5 = 30 Ω stripline (10,0 mm x 6,0 mm)
- L3 = 0,1 μH ; microchoke (cat. no. 4322 057 01070)
- L4 = 130 nH; 6 turns enamelled Cu wire (1,0 mm); int. dia. 6,0 mm; length 10,7 mm; leads 2 x 5 mm
- L6 = 60 Ω stripline (50,5 mm x 2,0 mm)
- L7 = 30 nH; 4 turns enamelled Cu wire (1,0 mm); int. dia. 3,0 mm; length 7,9 mm; leads 2 x 5 mm
- L2, L5 and L6 are striplines on a double Cu-clad printed-circuit board with epoxy fibre-glass dielectric ($\epsilon_r \approx 4,5$); thickness 1/16".
- R1 = 10 Ω carbon resistor

▲ ATC means American Technical Ceramics.




Fig. 9 Component layout and printed-circuit board for 224,25 MHz test circuit.

The circuit and the components are situated on one side of the epoxy fibre-glass board, the other side being fully metallized to serve as earth. Earth connections are made by means of hollow rivets, whilst under the emitter leads Cu straps are used for a direct contact between upper and lower sheets.




Fig. 10 Intermodulation distortion (d_{im}^*) and cross-modulation distortion (d_{cm}^{**}) as a function of output power.




Fig. 11 Power gain as a function of output power.

Conditions for Figs 10 and 11:

Typical values; $V_{CE} = 25\text{ V}$; $I_C = 0,46\text{ A}$; $f_{\text{vision}} = 224,25\text{ MHz}$.

* Three-tone test method (vision carrier -8 dB , sound carrier -7 dB , sideband signal -16 dB), zero dB corresponds to peak sync level.

Intermodulation distortion of input signal $\leq -75\text{ dB}$.

** Two-tone test method (vision carrier 0 dB , sound carrier -7 dB), zero dB corresponds to peak sync level.

Cross-modulation distortion (d_{cm}) is the voltage variation (%) of sound carrier when vision carrier is switched from 0 dB to -20 dB .




Fig. 12 Input impedance (series components).




Fig. 13 Load impedance (series components).




Fig. 14.

Conditions for Figs 12, 13 and 14:
 Typical values; $V_{CE} = 25 \text{ V}$; $I_C = 0,46 \text{ A}$;
 $T_H = 70 \text{ }^\circ\text{C}$.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Collector-emitter voltage

(peak value); $V_{BE} = 0$

open base

V_{CESM} max. 60 V

V_{CEO} max. 30 V

Emitter-base voltage (open collector)

V_{EBO} max. 4 V

Collector current

d.c. or average

$I_C; I_{C(AV)}$ max. 3 A

(peak value); $f > 1$ MHz

I_{CM} max. 6 A

Total power dissipation at $T_{mb} = 25$ °C


P_{tot} max. 48 W

Storage temperature

T_{stg} -65 to +150 °C

Operating junction temperature

T_j max. 200 °C



(1) Second breakdown limit (independent of temperature).

Fig. 2 D.C. SOAR.




Fig. 3 Power derating curve vs. temperature.

THERMAL RESISTANCE (see Fig. 4)

From junction to mounting base

(dissipation = 20 W; $T_{mb} = 82$ °C; i.e. $T_h = 70$ °C)

$R_{th j-mb} = 3,45$ K/W

From mounting base to heatsink

$R_{th mb-h} = 0,6$ K/W




Fig. 4 Maximum thermal resistance from junction to heatsink as a function of power dissipation, with heatsink and junction temperature as parameters. ($R_{th\ mb-h} = 0,6\text{ K/W}$.)

Example

Nominal class-A operation: $V_{CE} = 25\text{ V}$; $I_C = 0,8\text{ A}$; $T_h = 70\text{ }^\circ\text{C}$.

Fig. 4 shows: $R_{th\ j-h}$ max. $4,05\text{ K/W}$
 T_j max. $151\text{ }^\circ\text{C}$

Typical device: $R_{th\ j-h}$ typ. $3,80\text{ K/W}$
 T_j typ. $146\text{ }^\circ\text{C}$

CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Collector-emitter breakdown voltage

$V_{BE} = 0; I_C = 25\text{ mA}$

open base; $I_C = 100\text{ mA}$

$V_{(BR)CES} > 60\text{ V}$

$V_{(BR)CEO} > 30\text{ V}$

Emitter-base breakdown voltage

open collector; $I_E = 10\text{ mA}$

$V_{(BR)EBO} > 4\text{ V}$

Collector cut-off current

$V_{BE} = 0; V_{CE} = 30\text{ V}$

$I_{CES} < 10\text{ mA}$

Second breakdown energy; $L = 25\text{ mH}; f = 50\text{ Hz}$

open base

$E_{SBO} > 3\text{ mJ}$

$R_{BE} = 10\ \Omega$

$E_{SBR} > 3\text{ mJ}$

D.C. current gain *

$I_C = 0,8\text{ A}; V_{CE} = 25\text{ V}$

h_{FE} typ. 75
15 to 120

Collector-emitter saturation voltage *

$I_C = 2,0\text{ A}; I_B = 0,2\text{ A}$

V_{CEsat} typ. 1,0 V

Transition frequency at $f = 500\text{ MHz}$ **

$-I_E = 0,8\text{ A}; V_{CB} = 25\text{ V}$

f_T typ. 1,0 GHz

$-I_E = 2,0\text{ A}; V_{CB} = 25\text{ V}$

f_T typ. 1,1 GHz

Collector capacitance at $f = 1\text{ MHz}$

$I_E = I_e = 0; V_{CB} = 25\text{ V}$

C_C typ. 35 pF

Feedback capacitance at $f = 1\text{ MHz}$

$I_C = 100\text{ mA}; V_{CE} = 25\text{ V}$

C_{re} typ. 20 pF

→ Collector-stud capacitance

C_{cs} typ. 1,2 pF

* Measured under pulse conditions: $t_p \leq 300\ \mu\text{s}; \delta \leq 0,02$.

** Measured under pulse conditions: $t_p \leq 50\ \mu\text{s}; \delta \leq 0,01$.




Fig. 5 Typical values; $T_j = 25$ °C.




Fig. 6 $I_E = I_e = 0$; $f = 1$ MHz; $T_j = 25$ °C.




Fig. 7 $V_{CB} = 25$ V; $f = 500$ MHz; $T_j = 25$ °C.

APPLICATION INFORMATION

R.F. performance in v.h.f. class-A operation (linear power amplifier)

f_{vision} (MHz)	V_{CE} (V)	I_{C} (A)	T_{h} ($^{\circ}\text{C}$)	d_{im} (dB)*	$P_{\text{O sync}}$ (W)*	G_{p} (dB)
224,25	25	0,8	70	-58	> 5	> 15
224,25	25	0,8	70	-58	typ. 5,8	typ. 16,2
224,25	25	0,8	25	-58	typ. 7	typ. 16,5

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.




Fig. 8 Test circuit at $f_{\text{vision}} = 224,25$ MHz.

List of components:

- C1 = 1,8 to 10 pF film dielectric trimmer (cat. no. 2222 809 05002)
 C2 = 2 to 9 pF film dielectric trimmer (cat. no. 2222 809 09002)
 C3 = C4 = 82 pF multilayer ceramic chip capacitor (ATC[▲]), placed 7 mm from transistor edge
 C5 = C7 = C14 = 680 pF (50 V) multilayer ceramic chip capacitor (cat. no. 2222 852 13681)
 C6 = C8 = 330 nF polyester capacitor
 C9 = 43 pF (500 V) multilayer ceramic chip capacitor (ATC[▲])
 C10 = C13 = 2 to 18 pF film dielectric trimmer (cat. no. 2222 809 09003)
 C11 = 10 μF /40 V solid aluminium electrolytic capacitor
 C12 = 18 pF (500 V) multilayer ceramic chip capacitor (ATC[▲])
 L1 = 49 nH; 4 turns enamelled Cu wire (1,0 mm); int. dia. 3,6 mm; length 6,3 mm; leads 2 x 5 mm
 L2 = L5 = 30 Ω stripline (10,0 mm x 6,0 mm)
 L3 = 0,1 μH ; microchoke (cat. no. 4322 057 01070)
 L4 = 130 nH; 6 turns enamelled Cu wire (1,0 mm); int. dia. 6,0 mm; length 10,7 mm; leads 2 x 5 mm
 L6 = 60 Ω stripline (50,5 mm x 2,0 mm)
 L7 = 30 nH; 4 turns enamelled Cu wire (1,0 mm); int. dia. 3,0 mm; length 7,9 mm; leads 2 x 5 mm
 L2, L5 and L6 are striplines on a double Cu-clad printed-circuit board with epoxy fibre-glass dielectric ($\epsilon_r \approx 4,5$); thickness 1/16".
 R1 = 10 Ω carbon resistor

[▲] ATC means American Technical Ceramics.




Fig. 9 Component layout and printed-circuit board for 224,25 MHz test circuit.

The circuit and the components are situated on one side of the epoxy fibre-glass board, the other side being fully metallized to serve as earth. Earth connections are made by means of hollow rivets, whilst under the emitter leads Cu straps are used for a direct contact between upper and lower sheets.




Fig. 10 Intermodulation distortion (d_{im}^*) and cross-modulation distortion (d_{cm}^{**}) as a function of output power.




Fig. 11 Power gain as a function of output power.

Conditions for Figs 10 and 11:

Typical values; $V_{CE} = 25\text{ V}$; $I_C = 0,8\text{ A}$; $f_{vision} = 224,25\text{ MHz}$.

* Three-tone test method (vision carrier -8 dB , sound carrier -7 dB , sideband signal -16 dB), zero dB corresponds to peak sync level.

Intermodulation distortion of input signal $\leq -75\text{ dB}$.

** Two-tone test method (vision carrier 0 dB , sound carrier -7 dB), zero dB corresponds to peak sync level.

Cross-modulation distortion (d_{cm}) is the voltage variation (%) of sound carrier when vision carrier is switched from 0 dB to -20 dB .




Fig. 12 Input impedance (series components).




Fig. 13 Load impedance (series components).




Fig. 14.

Conditions for Figs 12, 13 and 14:
 Typical values; $V_{CE} = 25$ V; $I_C = 0,8$ A;
 $T_h = 70$ °C.

V.H.F. LINEAR POWER TRANSISTOR

N-P-N silicon planar epitaxial transistor primarily intended for use in linear v.h.f. amplifiers of television transmitters and transposers.

Features:

- diffused emitter ballasting resistors for an optimum temperature profile;
- gold metallization ensures excellent reliability.

The transistor has a $\frac{3}{8}$ " 6-lead flange envelope with a ceramic cap. All leads are isolated from the flange.

QUICK REFERENCE DATA

R.F. performance in linear amplifier

mode of operation	f_{vision} MHz	V_{CE} V	I_{C} A	T_{h} °C	d_{im}^* dB	$P_{\text{o sync}}^*$ W	G_{p} dB
class-A	224,25	25	1,5	70	-55	> 10	> 16
class-A	224,25	25	1,5	25	-55	typ. 12,5	typ. 17,2

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.

MECHANICAL DATA


SOT-160 (see Fig. 1).

PRODUCT SAFETY This device incorporates beryllium oxide, the dust of which is toxic. The device is entirely safe provided that the BeO disc is not damaged.

MECHANICAL DATA

Fig. 1 SOT-160.

Dimensions in mm



Torque on screw: min. 0,6 Nm (6 kg cm)
 max. 0,75 Nm (7,5 kg cm)

Recommended screw: cheese-head 4-40 UNC/2A

Heatsink compound must be applied sparingly and evenly distributed.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Collector-emitter voltage

(peak value); $V_{BE} = 0$

open base

Emitter-base voltage (open collector)

Collector current

d.c. or average

(peak value); $f > 1$ MHz

Total power dissipation at $T_{mb} = 25$ °C

R.F. power dissipation ($f > 1$ MHz); $T_{mb} = 25$ °C

Storage temperature

Operating junction temperature

V_{CESM} max. 60 V

V_{CEO} max. 32 V

V_{EBO} max. 4 V

$I_C; I_C(AV)$ max. 4 A


I_{CM} max. 12 A

P_{tot} max. 82 W

P_{rf} max. 100 W

T_{stg} -65 to + 150 °C

T_j max. 200 °C



(1) Second breakdown limit (independent of temperature).

Fig. 2 D.C. SOAR.




Fig. 3 Power derating curves vs. temperature.

I Continuous d.c. (including r.f. class-A) operation

II Continuous r.f. operation

THERMAL RESISTANCE (dissipation = 37,5 W; $T_{mb} = 82$ °C, i.e. $T_h = 70$ °C)

From junction to mounting base (d.c. dissipation)

$R_{th j-mb}(dc)$ = 2,55 K/W

From junction to mounting base (r.f. dissipation)

$R_{th j-mb}(rf)$ = 2,10 K/W

From mounting base to heatsink

$R_{th mb-h}$ = 0,3 K/W




Fig. 4 Maximum thermal resistance from junction to heatsink as a function of power dissipation, with heatsink and junction temperature as parameters. ($R_{thmb-h} = 0,3 \text{ K/W.}$)

Example

Nominal class-A operation (without r.f. signal): $V_{CE} = 25 \text{ V}$; $I_C = 1,5 \text{ A}$; $T_h = 70^\circ\text{C}$.

Fig. 4 shows: R_{thj-h} max. 2,85 K/W
 T_j max. 177 °C

Typical device: R_{thj-h} typ. 2,30 K/W
 T_j typ. 156 °C

CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$

Collector-emitter breakdown voltage

 $V_{BE} = 0; I_C = 15\text{ mA}$ open base; $I_C = 100\text{ mA}$ $V_{(BR)CES} > 60\text{ V}$ $V_{(BR)CEO} > 32\text{ V}$

Emitter-base breakdown voltage

open collector; $I_E = 10\text{ mA}$ $V_{(BR)EBO} > 4\text{ V}$

Collector cut-off current

 $V_{BE} = 0; V_{CE} = 32\text{ V}$ $I_{CES} < 5\text{ mA}$ Second breakdown energy; $L = 25\text{ mH}; f = 50\text{ Hz}$

open base

 $E_{SBO} > 4,5\text{ mJ}$ $R_{BE} = 10\text{ }\Omega$ $E_{SBR} > 4,5\text{ mJ}$

D.C. current gain*

 $I_C = 1,6\text{ A}; V_{CE} = 25\text{ V}$ h_{FE} typ. 50
20 to 120

Collector-emitter saturation voltage*

 $I_C = 3,5\text{ A}; I_B = 0,35\text{ A}$ V_{CEsat} typ. 1,4 VTransition frequency at $f = 500\text{ MHz}$ ** $-I_E = 1,6\text{ A}; V_{CB} = 25\text{ V}$ f_T typ. 2 GHz $-I_E = 3,5\text{ A}; V_{CB} = 25\text{ V}$ f_T typ. 2 GHzCollector capacitance at $f = 1\text{ MHz}$ $I_E = I_e = 0; V_{CB} = 25\text{ V}$ C_c typ. 50 pFFeedback capacitance at $f = 1\text{ MHz}$ $I_C = 50\text{ mA}; V_{CE} = 25\text{ V}$ C_{re} typ. 31 pF

Collector-flange capacitance

 C_{cf} typ. 2 pF* Measured under pulse conditions: $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0,02$.** Measured under pulse conditions: $t_p \leq 50\text{ }\mu\text{s}; \delta \leq 0,01$.




Fig. 5 Typical values; $T_j = 25\text{ }^\circ\text{C}$.




Fig. 6 $I_E = I_e = 0$; $f = 1\text{ MHz}$; $T_j = 25\text{ }^\circ\text{C}$.




Fig. 7 $V_{CB} = 25\text{ V}$; $f = 500\text{ MHz}$; $T_j = 25\text{ }^\circ\text{C}$.




Fig. 8 Typical values; $V_{CE} = 25\text{ V}$.


APPLICATION INFORMATION

R.F. performance in v.h.f. class-A operation (linear power amplifier)

f_{vision} (MHz)	V_{CE} (V)*	I_{C} (A)	T_{h} (°C)	d_{im} (dB)**	$P_{\text{O sync}}$ (W)**	G_{p} (dB)
224,25	25	1,5	70	-55	> 10	> 16
			70	-55	typ. 11	typ. 16,8
			70	-52	typ. 13	typ. 16,8
			25	-55	typ. 12,5	typ. 17,2

* The transistor is capable of operating up to 28 V.

** Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.

Fig. 9 Class-A test circuit at $f_{\text{vision}} = 224,25$ MHz.

List of components:

C1 = C9 = 330 nF polyester capacitor

C2 = 2 to 18 pF film dielectric trimmer (cat. no. 2222 809 05003)

C3 = C11 = C13 = 2 to 18 pF film dielectric trimmer (cat. no. 2222 809 09003)

C4 = C7 = C14 = 680 pF (50 V) multilayer ceramic chip capacitor (cat. no. 2222 852 13681)

C5 = C6 = 68 pF (500 V) multilayer ceramic chip capacitor (ATC[▲])C8 = 10 μ F/63 V solid tantalum capacitorC10 = 82 pF (500 V) multilayer ceramic chip capacitor (ATC[▲])C12 = 30 pF (500 V) multilayer ceramic chip capacitor (ATC[▲])L1 = 1 μ H microchoke (cat. no. 4322 057 01080)

L2 = 3 turns enamelled Cu wire (1,6 mm); int. dia. 4,5 mm; length 14,0 mm; leads 2 x 3 mm

L3 = L4 = 32 Ω stripline (6,0 mm x 10,0 mm)

L5 = 4 turns enamelled Cu wire (1,6 mm); int. dia. 5,5 mm; length 10,0 mm; leads 2 x 2 mm

L6 = 62 Ω stripline (2,0 mm x 22,5 mm)

L7 = 2 turns enamelled Cu wire (1,6 mm); int. dia. 4,5 mm; length 4,0 mm; leads 2 x 3 mm

L3, L4 and L6 are striplines on a double Cu-clad printed-circuit board with epoxy fibre-glass dielectric ($\epsilon_r \approx 4,5$); thickness 1/16".R1 = 27 Ω carbon resistor

▲ ATC means American Technical Ceramics.




Fig. 10 Component layout and printed-circuit board for 224,25 MHz class-A test circuit.

The circuit and the components are on one side of the epoxy fibre-glass board, the other side is unetched copper to serve as a ground-plane. Earth connections are made by hollow rivets. Additionally copper straps are used under the emitters and at the input and output to provide direct contact between the copper on the component side and the ground-plane.




Fig. 11 Intermodulation distortion (d_{im})* and power gain as a function of output power.




Fig. 12 Cross-modulation distortion (d_{cm})** as a function of output power.

Conditions for Figs 11 and 12:

Typical values; $V_{CE} = 25$ V; $I_C = 1,5$ A; ——— $T_h = 25^\circ C$; - - - $T_h = 70^\circ C$; $f_{vision} = 224,25$ MHz.

Ruggedness in class-A operation

The BLV32F is capable of withstanding full load mismatch (VSWR = 50 through all phases) up to 15 W (r.m.s. value) or 20 W (P.E.P.) under the following conditions:

$V_{CE} = 25$ V; $I_C = 1,5$ A; $T_h = 70^\circ C$; $f = 224,25$ MHz; $R_{th\ mb-h} = 0,3$ K/W.

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.
Intermodulation distortion of input signal ≤ -70 dB.

** Two-tone test method (vision carrier 0 dB, sound carrier -7 dB), zero dB corresponds to peak sync level.
Cross-modulation distortion (d_{cm}) is the voltage variation (%) of sound carrier when vision carrier is switched from 0 dB to -20 dB.




Fig. 13 Input impedance (series components).




Fig. 14 Load impedance (series components).




Fig. 15.

Conditions for Figs 13, 14 and 15:
 Typical values; $V_{CE} = 25$ V; $I_C = 1,5$ A;
 class-A operation; $T_h = 70$ °C.

V.H.F. LINEAR POWER TRANSISTOR

N-P-N silicon planar epitaxial transistor primarily intended for use in linear v.h.f. amplifiers for television transmitters and transposers. Diffused emitter ballasting resistors and the application of **gold sandwich metallization** ensure an optimum temperature profile and excellent reliability properties.

The transistor has a 1/2" capstan envelope with ceramic cap. All leads are isolated from the stud.

QUICK REFERENCE DATA

R.F. performance in linear amplifier

mode of operation	f _{vision} MHz	V _{CE} V	I _C I _{C(ZS)} A	T _h °C	d _{im} * dB	P _{o sync} * W	G _p dB	sync compr.** sync in (%) / sync out (%)
class-A	224,25	25	3,20	70 25	-55 -55	> 19 typ. 26	> 9 typ. 9,7	
class-AB	224,25	28	0,10	70		typ. 90	typ. 6,5	30/25


* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.

** Television service (negative modulation, C.C.I.R. system).

MECHANICAL DATA

Dimensions in mm

Fig. 1 SOT-147.



Torque on nut: min. 2,3 Nm
(23 kg cm)
max. 2,7 Nm
(27 kg cm)

Diameter of clearance hole in heatsink: max. 6,4 mm.
Mounting hole to have no burrs at either end.
De-burring must leave surface flat; do not chamfer or countersink either end of hole.

When locking is required an adhesive is preferred instead of a lock washer.

PRODUCT SAFETY This device incorporates beryllium oxide, the dust of which is toxic. The device is entirely safe provided that the BeO disc is not damaged.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Collector-emitter voltage
(peak value); $V_{BE} = 0$
open base

V_{CESM} max. 65 V

V_{CEO} max. 33 V

Emitter-base voltage (open collector)

V_{EBO} max. 4 V

Collector current

$I_C; I_C(AV)$ max. 12,5 A

d.c. or average

I_{CM} max. 20 A

(peak value); $f > 1$ MHz

P_{tot} max. 132 W

Total power dissipation at $T_{mb} = 25$ °C

P_{rf} max. 165 W


R.F. power dissipation ($f > 1$ MHz); $T_{mb} = 25$ °C

T_{stg} -65 to +150 °C

Storage temperature

T_j max. 200 °C

Operating junction temperature



(1) Second breakdown limit (independent of temperature).

Fig. 2 D.C. SOAR.




Fig. 3 Power derating curve vs. temperature.

- I Continuous d.c. (including r.f. class-A) operation
- II Continuous r.f. operation

THERMAL RESISTANCE (dissipation = 80 W; $T_{mb} = 82$ °C, i.e. $T_h = 70$ °C)

From junction to mounting base (d.c. dissipation)

$R_{th\ j-mb(dc)} = 1,46$ K/W

From junction to mounting base (r.f. dissipation)

$R_{th\ j-mb(rf)} = 1,17$ K/W

From mounting base to heatsink

$R_{th\ mb-h} = 0,15$ K/W




Fig. 4 Maximum thermal resistance from junction to heatsink as a function of power dissipation, with heatsink and junction temperature as parameters. ($R_{th\ mb-h} = 0,15\text{ K/W.}$)

Example

Nominal class-A operation: $V_{CE} = 25\text{ V}$; $I_C = 3,2\text{ A}$; $T_h = 70\text{ °C}$.

Fig. 4 shows: $R_{th\ j-h}$ max. 1,60 K/W
 T_j max. 198 °C

Typical device: $R_{th\ j-h}$ typ. 1,50 K/W
 T_j typ. 190 °C

CHARACTERISTICS

 $T_j = 25\text{ }^\circ\text{C}$

Collector-emitter breakdown voltage

 $V_{BE} = 0; I_C = 25\text{ mA}$ open base; $I_C = 100\text{ mA}$ $V_{(BR)CES} > 65\text{ V}$ $V_{(BR)CEO} > 33\text{ V}$

Emitter-base breakdown voltage

open collector; $I_E = 10\text{ mA}$ $V_{(BR)EBO} > 4\text{ V}$

Collector cut-off current

 $V_{BE} = 0; V_{CE} = 30\text{ V}$ $I_{CES} < 10\text{ mA}$ Second breakdown energy; $L = 25\text{ mH}; f = 50\text{ Hz}$

open base

 $ESBO > 12,5\text{ mJ}$ $R_{BE} = 10\ \Omega$ $ESBR > 12,5\text{ mJ}$

D.C. current gain*

 $I_C = 3,0\text{ A}; V_{CE} = 25\text{ V}$ h_{FE} typ. 50
15 to 100

Collector-emitter saturation voltage*

 $I_C = 6,0\text{ A}; I_B = 0,6\text{ A}$ V_{CEsat} typ. 0,75 VTransition frequency at $f = 100\text{ MHz}^{**}$ $-I_E = 3,0\text{ A}; V_{CB} = 25\text{ V}$ f_T typ. 680 MHz $-I_E = 6,0\text{ A}; V_{CB} = 25\text{ V}$ f_T typ. 750 MHzCollector capacitance at $f = 1\text{ MHz}$ $I_E = I_e = 0; V_{CB} = 25\text{ V}$ C_c typ. 155 pFFeedback capacitance at $f = 1\text{ MHz}$ $I_C = 100\text{ mA}; V_{CE} = 25\text{ V}$ C_{re} typ. 88 pF

Collector-stud capacitance

 C_{cs} typ. 3 pF* Measured under pulse conditions: $t_p \leq 300\ \mu\text{s}; \delta \leq 0,02$.** Measured under pulse conditions: $t_p \leq 50\ \mu\text{s}; \delta \leq 0,01$.




Fig. 5 Typical values; $T_j = 25^\circ\text{C}$.




Fig. 6 $I_E = I_e = 0$; $f = 1\text{ MHz}$; $T_j = 25^\circ\text{C}$.




Fig. 7 $V_{CB} = 25\text{ V}$; $f = 100\text{ MHz}$; $T_j = 25^\circ\text{C}$.




Fig. 8 Typical values; $V_{CE} = 25\text{ V}$.

APPLICATION INFORMATION

R.F. performance in v.h.f. class-A operation (linear power amplifier)

f_{vision} (MHz)	V_{CE} (V)	I_{C} (A)	T_{h} (°C)	d_{im} (dB)*	$P_{\text{o sync}}$ (W)*	G_{p} (dB)
224,25	25	3,2	70	-55	> 19	> 9
			70	-55	typ. 22	typ. 9,3
			70	-52	typ. 26,5	typ. 9,3
			25	-55	typ. 26	typ. 9,7

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.




Fig. 9 Class-A test circuit at $f_{\text{vision}} = 224,25$ MHz.

7283801.1

List of components:

- C1 = C14 = 680 pF (500 V) multilayer ceramic chip capacitor (ATC▲)
- C2 = C11 = C13 = 4 to 40 pF film dielectric trimmer (cat. no. 2222 809 08002)
- C3 = 2 to 18 pF film dielectric trimmer (cat. no. 2222 809 09003)
- C4 = C9 = 680 pF (50 V) multilayer ceramic chip capacitor (cat. no. 2222 852 13681)
- C5 = C6 = 68 pF (500 V) multilayer ceramic chip capacitor (ATC▲), placed 2 mm from transistor edge
- C7 = C8 = 470 nF (50 V) multilayer ceramic chip capacitor (cat. no. 2222 856 48474)
- C10 = 24 pF (500 V) multilayer ceramic chip capacitor (ATC▲), positioned under C11
- C12 = 10 μ F/40 V solid aluminium electrolytic capacitor
- L1 = 1½ turns closely wound enamelled Cu wire (1,6 mm); int. dia. 4,5 mm; leads 2 x 3 mm
- L2 = 30 Ω stripline (6,0 mm x 32,7 mm)
- L3 = 1 μ H microchoke (cat. no. 4322 057 01080)
- L4 = 27 nH; 2 turns enamelled Cu wire (1,1 mm); int. dia. 4,5 mm; length 2,9 mm; leads 2 x 5 mm
- L5 = 30 Ω stripline (6,0 mm x 24,0 mm)
- L6 = 19 nH; 2 turns enamelled Cu wire (1,1 mm); int. dia. 3,5 mm; length 3,5 mm; leads 2 x 5 mm
- L2 and L5 are striplines on a double Cu-clad printed-circuit board with epoxy fibre-glass dielectric ($\epsilon_r \approx 4,5$); thickness 1/16".
- R1 = R2 = 10 Ω carbon resistor

▲ ATC means American Technical Ceramics.




Fig. 10 Component layout and printed-circuit board for 224,25 MHz class-A test circuit.

The circuit and the components are on one side of the epoxy fibre-glass board, the other side is un-etched copper to serve as earth. Earth connections are made by hollow rivets. Additionally copper straps are used under the emitters and at the input and output to provide direct contact between the copper on the component side and the ground-plane.





Fig. 11 Intermodulation distortion (d_{im})* and power gain as a function of output power.

Fig. 12 Cross-modulation distortion (d_{cm})** as a function of output power.

Conditions for Figs 11 and 12:

Typical values; $V_{CE} = 25\text{ V}$; $I_C = 3,2\text{ A}$; — $T_h = 25^\circ C$; - - - $T_h = 70^\circ C$; $f_{\text{vision}} = 224,25\text{ MHz}$.

Ruggedness in class-A operation

The BLV33 is capable of withstanding full load mismatch (VSWR = 50 through all phases) up to 30 W (r.m.s. value) or 40 W (P.E.P.) under the following conditions:

$V_{CE} = 25\text{ V}$; $I_C = 3,2\text{ A}$; $T_h = 70^\circ C$; $f = 224,25\text{ MHz}$; $R_{th\ mb-h} = 0,15\text{ K/W}$.

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.

Intermodulation distortion of input signal $\leq -70\text{ dB}$.

** Two-tone test method (vision carrier 0 dB, sound carrier -7 dB), zero dB corresponds to peak sync level.

Cross-modulation distortion (d_{cm}) is the voltage variation (%) of sound carrier when vision carrier is switched from 0 dB to -20 dB.




Fig. 13 Input impedance (series components).




Fig. 14 Load impedance (series components).




Fig. 15.

Conditions for Figs 13, 14 and 15:


Typical values; $V_{CE} = 25$ V; $I_C = 3,2$ A;
class-A operation; $T_h = 70$ °C.

APPLICATION INFORMATION

R.F. performance in v.h.f. class-AB operation (c.w.)

f_{vision} (MHz)	V_{CE} (V)	$I_{\text{C(2S)}}$ (A)	T_{h} (°C)	P_{L} (W)	I_{C} (A)	η (%)	G_{p} (dB)*
224,25	28	0,1	70	40	typ. 2,60	typ. 55	typ. 7,5
				90	typ. 4,46	typ. 72	typ. 6,5

* Gain compression point of 1 dB is at typical 90 W (minimum 80 W). Using a 3rd-order amplitude transfer characteristic, 1 dB compression corresponds with 30% sync input/25% sync output compression in television service (negative modulation, C.C.I.R. system).

Fig. 16 Class-AB test circuit at $f_{\text{vision}} = 224,25$ MHz.

7283802

List of components:

- C1 = C17 = 680 pF (500 V) multilayer ceramic chip capacitor (ATC▲)
 C2 = 39 pF (500 V) multilayer ceramic chip capacitor (ATC▲)
 C3 = C16 = 2 to 18 pF film dielectric trimmer (cat. no. 2222 809 09003)
 C4 = 43 pF (500 V) multilayer ceramic chip capacitor (ATC▲)
 C5 = 4 to 40 pF film dielectric trimmer (cat. no. 2222 809 08002)
 C6 = C10 = 330 nF polyester capacitor
 C7 = C13 = 680 pF (50 V) multilayer ceramic chip capacitor (cat. no. 2222 852 13681)
 C8 = C9 = 68 pF (500 V) multilayer ceramic chip capacitor (ATC▲); placed 2,5 mm from transistor edge
 C11 = C12 = 27 pF (500 V) multilayer ceramic chip capacitor (ATC▲); placed 7 mm from transistor edge
 C14 = 5 to 60 pF film dielectric trimmer (cat. no. 2222 809 08003)
 C15 = 10 μ F/40 V solid aluminium electrolytic capacitor
 L1 = 25 nH; 2 turns enamelled Cu wire (1,6 mm); int. dia. 4,3 mm; length 3,4 mm; leads 2 x 5 mm
 L2 = 120 nH; 4 turns closely wound enamelled Cu wire (1,1 mm); int. dia. 6,0 mm; leads 2 x 5 mm
 L3 = 30 Ω stripline (6,0 mm x 48,8 mm)
 L4 = 48 Ω stripline (3,0 mm x 27,0 mm) at 3 mm from transistor edge
 L5 = 30 Ω stripline (6,0 mm x 42,9 mm)
 L6 = 24 nH; 2 turns enamelled Cu wire (1,6 mm); int. dia. 4,0 mm; length 3,4 mm; leads 2 x 5 mm
 L3, L4 and L5 are striplines on a double Cu-clad printed-circuit board with epoxy fibre-glass dielectric ($\epsilon_r \approx 4,5$); thickness 1/16".
 R1 = R2 = 10 Ω carbon resistor

▲ ATC means American Technical Ceramics.





Fig. 17 $V_{CE} = 28$ V; $I_{C(ZS)} = 0,1$ A; $T_h = 70$ °C; $f_{vision} = 224,25$ MHz.

Fig. 18 $V_{CE} = 28$ V; $I_{C(ZS)} = 0,1$ A; $T_h = 70$ °C; $f_{vision} = 224,25$ MHz; typical values.

Ruggedness in class-AB operation

The BLV33 is capable of withstanding a load mismatch ($VSWR \leq 2$ through all phases) up to 60 W (r.m.s. value) and 90 W (P.E.P.) under the following conditions:
 $V_{CE} = 28$ V; $T_h = 70$ °C; $f = 224,25$ MHz; $R_{th\ mb-h} = 0,15$ K/W.




Fig. 19 Input impedance (series components).




Fig. 20 Load impedance (series components).




Fig. 21.

Conditions for Figs 19, 20 and 21:

Typical values; $V_{CE} = 28$ V; $P_L = 80$ W (P.E.P.);
class-AB operation; $T_h = 70$ °C.

V.H.F. LINEAR POWER TRANSISTOR

N-P-N silicon planar epitaxial transistor primarily intended for use in linear v.h.f. amplifiers for television transmitters and transposers.

Features of this product:

- internally matched input for wideband operation and high power gain;
- diffused emitter ballasting resistors for an optimum temperature profile;
- gold metallization ensures excellent reliability.

The transistor has a 1/2" 6-lead flange envelope with a ceramic cap. All leads are isolated from the flange.

QUICK REFERENCE DATA

R.F. performance in linear amplifier

mode of operation	f _{vision} MHz	V _{CE} V	I _C I _{C(ZS)} A	T _h °C	d _{im} * dB	P _{o sync} * W	G _p dB	sync compr.** sync in (%) / sync out (%)
class-A	224,25	25	3,20	70	-55	> 16	> 13,5	
				25	-55	typ. 22	typ. 14,8	
class-AB	224,25	28	0,20	70		typ. 85	typ. 10,5	30/25

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.

** Television service (negative modulation, C.C.I.R. system).

MECHANICAL DATA


SOT-119 (see Fig. 1).

PRODUCT SAFETY This device incorporates beryllium oxide, the dust of which is toxic. The device is entirely safe provided that the BeO disc is not damaged.

MECHANICAL DATA

Fig. 1 SOT-119.

Dimensions in mm



7277385.6

Torque on screw: min. 0,6 Nm (6 kg cm)
 max. 0,75 Nm (7,5 kg cm)

Recommended screw: cheese-head 4-40 UNC/2A

Heatsink compound must be applied sparingly and evenly distributed.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Collector-emitter voltage
(peak value); $V_{BE} = 0$

V_{CESM} max. 65 V

open base

V_{CEO} max. 33 V

Emitter-base voltage (open collector)

V_{EBO} max. 4 V

Collector current

d.c. or average

$I_C; I_{C(AV)}$ max. 12,5 A

(peak value); $f > 1$ MHz

I_{CM} max. 20 A

Total power dissipation at $T_{mb} = 25^\circ\text{C}$

P_{tot} max. 133 W

R.F. power dissipation ($f > 1$ MHz); $T_{mb} = 25^\circ\text{C}$


P_{rf} max. 162 W

Storage temperature

T_{stg} -65 to $+150^\circ\text{C}$

Operating junction temperature

T_j max. 200°C



(1) Second breakdown limit (independent of temperature).

Fig. 2 D.C. SOAR.




Fig. 3 Power derating curve vs. temperature.

- I Continuous d.c. (including r.f. class-A) operation
- II Continuous r.f. operation

THERMAL RESISTANCE (dissipation = 80 W; $T_{mb} = 86^\circ\text{C}$, i.e. $T_h = 70^\circ\text{C}$)

From junction to mounting base (d.c. dissipation)

$R_{th\ j-mb(dc)}$ = 1,43 K/W

From junction to mounting base (r.f. dissipation)

$R_{th\ j-mb(rf)}$ = 1,17 K/W

From mounting base to heatsink

$R_{th\ mb-h}$ = 0,2 K/W




Fig. 4 Maximum thermal resistance from junction to heatsink as a function of power dissipation, with heatsink and junction temperature as parameters. ($R_{th\ mb-h} = 0,2\text{ K/W.}$)

Example

Nominal class-A operation (without r.f. signal): $V_{CE} = 25\text{ V}$; $I_C = 3,2\text{ A}$; $T_h = 70\text{ }^\circ\text{C}$.

Fig. 4 shows: $R_{th\ j-h}$ max. 1,63 K/W
 T_j max. 200 $^\circ\text{C}$

Typical device: $R_{th\ j-h}$ typ. 1,53 K/W
 T_j typ. 192 $^\circ\text{C}$

CHARACTERISTICS

 $T_J = 25\text{ }^\circ\text{C}$

Collector-emitter breakdown voltage

 $V_{BE} = 0; I_C = 25\text{ mA}$ open base; $I_C = 100\text{ mA}$ $V_{(BR)CES} > 65\text{ V}$ $V_{(BR)CEO} > 33\text{ V}$

Emitter-base breakdown voltage

open collector; $I_E = 10\text{ mA}$ $V_{(BR)EBO} > 4\text{ V}$

Collector cut-off current

 $V_{BE} = 0; V_{CE} = 30\text{ V}$ $I_{CES} < 10\text{ mA}$ Second breakdown energy; $L = 25\text{ mH}; f = 50\text{ Hz}$

open base

 $ESBO > 12,5\text{ mJ}$ $R_{BE} = 10\ \Omega$ $ESBR > 12,5\text{ mJ}$

D.C. current gain*

 $I_C = 3,0\text{ A}; V_{CE} = 25\text{ V}$ h_{FE} typ. 50
15 to 100

Collector-emitter saturation voltage*

 $I_C = 6,0\text{ A}; I_B = 0,6\text{ A}$ V_{CEsat} typ. 0,75 VTransition frequency at $f = 100\text{ MHz}$ ** $-I_E = 3,0\text{ A}; V_{CB} = 25\text{ V}$ f_T typ. 680 MHz $-I_E = 6,0\text{ A}; V_{CB} = 25\text{ V}$ f_T typ. 750 MHzCollector capacitance at $f = 1\text{ MHz}$ $I_E = I_e = 0; V_{CB} = 25\text{ V}$ C_c typ. 155 pFFeedback capacitance at $f = 1\text{ MHz}$ $I_C = 50\text{ mA}; V_{CE} = 25\text{ V}$ C_{re} typ. 88 pF

Collector-flange capacitance

 C_{cf} typ. 3 pF* Measured under pulse conditions: $t_p \leq 300\ \mu\text{s}; \delta \leq 0,02$.** Measured under pulse conditions: $t_p \leq 50\ \mu\text{s}; \delta \leq 0,01$.




Fig. 5 Typical values; $T_j = 25\text{ }^\circ\text{C}$.




Fig. 6 $I_E = I_e = 0$; $f = 1\text{ MHz}$; $T_j = 25\text{ }^\circ\text{C}$.




Fig. 7 $V_{CB} = 25\text{ V}$; $f = 100\text{ MHz}$; $T_j = 25\text{ }^\circ\text{C}$.




Fig. 8 Typical values; $V_{CE} = 25\text{ V}$.

APPLICATION INFORMATION

R.F. performance in v.h.f. class-A operation (linear power amplifier)

f_{vision} (MHz)	V_{CE} (V)	I_{C} (A)	T_{h} ($^{\circ}\text{C}$)	d_{im} (dB)*	$P_{\text{o sync}}$ (W)*	G_{p} (dB)
224,25	25	3,2	70	-55	> 16	> 13,5
			70	-55	typ. 17,5	typ. 14,5
			70	-52	typ. 22	typ. 14,5
			25	-55	typ. 22	typ. 14,8

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.




Fig. 9 Class-A test circuit at $f_{\text{vision}} = 224,25$ MHz.

7283947

List of components:

- C1 = C15 = 560 pF (500 V) multilayer ceramic chip capacitor (ATC ▲)
 C2 = C4 = C12 = C14 = 4 to 40 pF film dielectric trimmer (cat. no. 2222 809 08002)
 C3 = 10 pF (500 V) multilayer ceramic chip capacitor (ATC ▲)
 C5 = 470 nF (50 V) multilayer ceramic chip capacitor (cat. no. 2222 856 48474)
 C6 = C10 = 680 pF (50 V) multilayer ceramic chip capacitor (cat. no. 2222 852 13681)
 C7 = C8 = 47 pF (500 V) multilayer ceramic chip capacitor (ATC ▲); placed 8 mm from transistor edge
 C9 = 330 nF polyester capacitor
 C11 = 68 pF (500 V) multilayer ceramic chip capacitor (ATC ▲)
 C13 = 6,8 $\mu\text{F}/35$ V solid tantalum capacitor

L1 = 2 turns enamelled Cu wire (1,6 mm); int. dia. 5,0 mm; length 5,0 mm; leads 2 x 3 mm

L2 = 1 μH microchoke (cat. no. 4322 057 01080)

L3 = 30 Ω stripline (6,0 mm x 32,7 mm)

L4 = 2 turns closely wound enamelled Cu wire (1,0 mm); int. dia. 5,0 mm; leads 2 x 10 mm

L5 = 30 Ω stripline (6,0 mm x 24,0 mm)

L6 = 2 turns enamelled Cu wire (1,6 mm); int. dia. 4,0 mm; length 4,5 mm; leads 2 x 3 mm

L3 and L5 are striplines on a double Cu-clad printed-circuit board with epoxy fibre-glass dielectric ($\epsilon_r \approx 4,5$); thickness 1/16".

R1 = 10 Ω carbon resistor

Component layout and printed-circuit board for 224,25 MHz class-A test circuit are shown in Fig. 10.

▲ ATC means American Technical Ceramics.





Fig. 10 Component layout and printed-circuit board for 224,25 MHz class-A test circuit.

The circuit and the components are on one side of the epoxy fibre-glass board, the other side is unetched copper to serve as earth. Earth connections are made by hollow rivets. Additionally copper straps are used under the emitters and at the input and output to provide direct contact between the copper on the component side and the ground-plane.




Fig. 11 Intermodulation distortion (d_{im})* and power gain as a function of output power.




Fig. 12 Cross-modulation distortion (d_{cm})** as a function of output power.

Conditions for Figs 11 and 12:

Typical values; $V_{CE} = 25\text{ V}$; $I_C = 3,2\text{ A}$; — $T_h = 25^\circ C$; - - - $T_h = 70^\circ C$; $f_{vision} = 224,25\text{ MHz}$.

Ruggedness in class-A operation

The BLV33F is capable of withstanding full load mismatch (VSWR = 50 through all phases) up to 30 W (r.m.s. value) or 40 W (P.E.P.) under the following conditions:

$V_{CE} = 25\text{ V}$; $I_C = 3,2\text{ A}$; $T_h = 70^\circ C$; $f = 224,25\text{ MHz}$; $R_{th\ mb-h} = 0,2\text{ K/W}$.

* Three-tone test method (vision carrier -8 dB, sound carrier -7 dB, sideband signal -16 dB), zero dB corresponds to peak sync level.

Intermodulation distortion of input signal $\leq -70\text{ dB}$.

** Two-tone test method (vision carrier 0 dB, sound carrier -7 dB), zero dB corresponds to peak sync level.

Cross-modulation distortion (d_{cm}) is the voltage variation (%) of sound carrier when vision carrier is switched from 0 dB to -20 dB.




Fig. 13 Input impedance (series components).




Fig. 14 Load impedance (series components).




Fig. 15.


Conditions for Figs 13, 14 and 15:
 Typical values; $V_{CE} = 25$ V; $I_C = 3,2$ A;
 class-A operation; $T_h = 70$ °C.

APPLICATION INFORMATION

R.F. performance in v.h.f. class-AB operation (c.w.)

f_{vision} (MHz)	V_{CE} (V)	$I_{\text{C}}(Z_{\text{S}})$ (A)	T_{h} (°C)	P_{L} (W)	I_{C} (A)	η (%)	G_{p} (dB)*
224,25	28	0,2	70	40 85	typ. 2,75 typ. 4,25	typ. 52 typ. 71	typ. 11,5 typ. 10,5

* Gain compression point of 1 dB is at typical 85 W (minimum 75 W). Using a 3rd-order amplitude transfer characteristic, 1 dB compression corresponds with 30% sync input/25% sync output compression in television service (negative modulation, C.C.I.R. system).

Fig. 16 Class-AB test circuit at $f_{\text{vision}} = 224,25$ MHz.

7283946

List of components (component layout and p.c.b. class-AB test circuit see Fig. 17):

- C1 = C18 = 620 pF (100 V) multilayer ceramic chip capacitor (ATC ▲)
- C2 = 27 pF (500 V) multilayer ceramic chip capacitor (ATC ▲)
- C3 = 2 to 18 pF film dielectric trimmer (cat. no. 2222 809 09003)
- C4 = 30 pF (500 V) multilayer ceramic chip capacitor (ATC ▲)
- C5 = C14 = 4 to 40 pF film dielectric trimmer (cat. no. 2222 809 08002)
- C6 = C10 = 470 nF (50 V) multilayer ceramic chip capacitor (cat. no. 2222 856 48474)
- C7 = C15 = 680 pF (50 V) multilayer ceramic chip capacitor (2222 852 13681)
- C8 = C9 = 68 pF (500 V) multilayer ceramic chip capacitor (ATC ▲); placed 6,4 mm from transistor edge
- C11 = C12 = 43 pF (500 V) multilayer ceramic chip capacitor (ATC ▲); placed 10 mm from transistor edge
- C13 = 39 pF (500 V) multilayer ceramic chip capacitor (ATC ▲)
- C16 = 3,3 pF (500 V) multilayer ceramic chip capacitor (ATC ▲)
- C17 = 1,4 to 5,5 pF film dielectric trimmer (cat. no. 2222 809 09001)

L1 = 2 turns enamelled Cu wire (1,6 mm); int. dia. 4,5 mm; length 4,0 mm; leads 2 x 4 mm

L2 = 3 turns closely wound enamelled Cu wire (1,0 mm); int. dia. 5,0 mm; leads 2 x 7 mm

L3 = 30 Ω stripline (6,0 mm x 47,8 mm)

L4 = 2 turns closely wound enamelled Cu wire (1,0 mm); int. dia. 5,0 mm; leads 2 x 8 mm

L5 = 30 Ω stripline (6,0 mm x 42,9 mm)

L6 = 2 turns enamelled Cu wire (1,6 mm); int. dia. 4,0 mm; length 4,0 mm; leads 2 x 3 mm

L3 and L5 are striplines on a double Cu-clad printed-circuit board with epoxy fibre-glass dielectric ($\epsilon_{\text{r}} \approx 4,5$); thickness 1/16".

R1 = 10 Ω carbon resistor

▲ ATC means American Technical Ceramics.




Fig. 17 Component layout and printed-circuit board for 224,25 MHz class-AB test circuit.

The circuit and the components are on one side of the epoxy fibre-glass board, the other side is unetched copper to serve as earth. Earth connections are made by hollow rivets. Additionally copper straps are used under the emitters and at the input and output to provide direct contact between the copper on the component side and the ground-plane.




Fig. 18 $V_{CE} = 28$ V; $I_{C(ZS)} = 0,2$ A; $T_h = 70$ °C; $f_{\text{vision}} = 224,25$ MHz.




Fig. 19 $V_{CE} = 28$ V; $I_{C(ZS)} = 0,2$ A; $T_h = 70$ °C; $f_{\text{vision}} = 224,25$ MHz; typical values.

Ruggedness in class-AB operation

The BLV33F is capable of withstanding a load mismatch ($VSWR \leq 2$ through all phases) up to 60 W (r.m.s. value) and 85 W (P.E.P.) under the following conditions:
 $V_{CE} = 28$ V; $T_h = 70$ °C; $f = 224,25$ MHz; $R_{th\ mb-h} = 0,2$ K/W.




Fig. 20 Input impedance (series components).




Fig. 21 Load impedance (series components).




Fig. 22.

Conditions for Figs 20, 21 and 22:

Typical values; $V_{CE} = 28$ V; $P_L = 80$ W (P.E.P.);
class-AB operation; $T_h = 70$ °C.

V.H.F. LINEAR PUSH-PULL POWER TRANSISTOR

Two N-P-N silicon planar epitaxial transistor sections in one envelope to be used as a push-pull amplifier. This device is primarily intended for use in linear v.h.f. television transmitters and transposers (vision or sound amplifier).

Features:

- internally matched input for wideband operation and high power gain;
- internal midpoint (r.f. ground) reduces negative feedback and improves power gain;
- increased input and output impedance (compared with single-ended transistors) simplify wideband matching;
- length of external emitter leads is not critical;
- diffused emitter balancing resistors for an optimum temperature profile;
- gold metallization ensures excellent reliability.

The envelope is an 8-lead flange type with a ceramic cap. All leads are isolated from the flange.

QUICK REFERENCE DATA

R.F. performance in push-pull amplifier

mode of operation	V _{CE} V	I _{C(ZS)} A	f MHz	P _L W	T _h °C	G _p dB	η _c %	gain compression dB
c.w. ; class-AB	28	2 x 0,25	224,25	115	25	≥ 11,0 typ. 13,0	≥ 48 typ. 55	≤ 1,0 *

* Assuming a 3rd order amplitude transfer characteristic, 1 dB gain compression corresponds with 30% sync input/25% sync output compression in television service (negative modulation, C.C.I.R. system).

MECHANICAL DATA

SOT-161 (see Fig. 1).

PRODUCT SAFETY This device incorporates beryllium oxide, the dust of which is toxic. The device is entirely safe provided that the BeO disc is not damaged.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Collector-emitter voltage (peak value);

(peak value); $V_{BE} = 0$

open base

V_{CESM} max. 65 V

V_{CEO} max. 33 V

V_{EBO} max. 4 V

Emitter-base voltage (open collector)

Collector current per transistor section

d.c. or average

$I_C, I_{C(AV)}$ max. 8,5 A

(peak value); $f > 1$ MHz

I_{CM} max. 17,5 A

Total d.c. power dissipation; $T_{mb} = 25$ °C

$P_{tot(d.c.)}$ max. 218 W*

R.F. power dissipation

$f > 1$ MHz; $T_{mb} = 25$ °C


$P_{tot(r.f.)}$ max. 270 W*

Storage temperature

T_{stg} -65 to +150 °C

Operating junction temperature

T_j max. 200 °C



(1) Second breakdown limit.

Fig. 2 D.C. SOAR.

Conditions for Figs 2 and 3:

$R_{th\ mb-h} = 0,25$ K/W; Total device*.




Fig. 3 Power/temperature derating curves.

- I Continuous d.c. operation
- II Continuous r.f. operation; ($f > 1$ MHz)
- III Short-time operation during mismatch; ($f > 1$ MHz)

THERMAL RESISTANCE

(dissipation = 180 W; $T_{mb} = 25$ °C)**

From junction to mounting base

(d.c. dissipation)

$R_{th\ j-mb(dc)}$ = 0,85 K/W

From junction to mounting base

(r.f. dissipation)

$R_{th\ j-mb(rf)}$ = 0,64 K/W

From mounting base to heatsink

$R_{th\ mb-h}$ = 0,25 K/W

* Dissipation of either transistor section shall not exceed half rated power.

** Both transistor sections equally loaded.

CHARACTERISTICS

Apply to either transistor section unless otherwise specified. $T_j = 25\text{ }^\circ\text{C}$.

Collector-emitter breakdown voltage

$V_{BE} = 0; I_C = 25\text{ mA}$

open base; $I_C = 100\text{ mA}$

$V_{(BR)CES} > 65\text{ V}$

$V_{(BR)CEO} > 33\text{ V}$

Emitter-base breakdown voltage

open collector; $I_E = 10\text{ mA}$

$V_{(BR)EBO} > 4\text{ V}$

Collector cut-off current

$V_{BE} = 0; V_{CE} = 33\text{ V}$

$I_{CES} < 10\text{ mA}$

Second-breakdown energy; $L = 25\text{ mH}; f = 50\text{ Hz}$

$R_{BE} = 10\text{ }\Omega$

$E_{SBR} > 10\text{ mJ}$

D.C. current gain*

$I_C = 3,5\text{ A}; V_{CE} = 25\text{ V}$

h_{FE} typ. 45
15 to 100

Transition frequency at $f = 100\text{ MHz}$ *

$-I_E = 3,3\text{ A}; V_{CB} = 25\text{ V}$

f_T typ. 575 MHz

$-I_E = 10\text{ A}; V_{CB} = 25\text{ V}$

f_T typ. 600 MHz

Collector capacitance at $f = 1\text{ MHz}$

$I_E = I_e = 0; V_{CB} = 25\text{ V}$

C_c typ. 155 pF

Feedback capacitance at $f = 1\text{ MHz}$

$I_C = 50\text{ mA}; V_{CE} = 25\text{ V}$

C_{re} typ. 88 pF

Collector-flange capacitance

C_{cf} typ. 2 pF

* Measured under pulse conditions: $t_p \leq 300\text{ }\mu\text{s}; \delta \leq 0,02$.




Fig. 4 $V_{CE} = 25$ V; $T_j = 25$ °C; typ. values.
typ. values.




Fig. 5 $V_{CE} = 25$ V; $f = 100$ MHz;
 $T_j = 25$ °C; typ. values.




Fig. 6 $I_E = I_e = 0$; $f = 1$ MHz;
typ. values.




Fig. 7 $V_{CE} = 25$ V; typ. values.

The above graphs apply to either transistor section.

APPLICATION INFORMATION

R.F. performance in v.h.f. class-AB operation (linear push-pull power amplifier) $V_{CE} = 28 \text{ V}$;
 $T_h = 25 \text{ }^\circ\text{C}$; $f = 224,25 \text{ MHz}$

mode of operation	P_L W	$I_{C(ZS)}$ A	G_p dB	η_C %	gain compression dB
class-AB; c.w.	115	$2 \times 0,15$	$\geq 11,0$ typ. 13,0	≥ 48 typ. 55	$\leq 1,0^*$ typ. 0,5*

* Assuming a 3rd order amplitude transfer characteristic, 1 dB gain compression corresponds with 30% sync input/25% sync output compression in television service (negative modulation, C.C.I.R. system).




Fig. 8 Class-AB test circuit at 234,25 MHz.

List of components:

- C1 = C2 = C24 = C25 = 68 pF (500 V) multilayer ceramic chip capacitor.**
 - C3 = C11 = C26 = 4 to 40 pF film dielectric trimmer (cat. no. 2222 809 08002).
 - C4 = 33 pF (500 V) multilayer ceramic chip capacitor.**
 - C5 = C8 = 4,7 μF (63 V) electrolytic capacitor.
 - C6 = C7 = C16 = C17 = 100 nF multilayer ceramic chip capacitor (cat. no. 2222 855 48104).
 - C9 = 2 x 47 pF (500 V) multilayer ceramic chip capacitors in parallel.**
 - C10 = C12 = C13 = C14 = 470 pF multilayer ceramic chip capacitor (cat. no. 2222 852 13471).
 - C15 = C18 = 10 μF (63 V) electrolytic capacitor.
 - C19 = 2 to 18 pF film dielectric trimmer (cat. no. 2222 809 0003).
 - C20 = C22 = 3,3 pF (500 V) multilayer ceramic chip capacitor.**
 - C21 = parallel connection of 2 x 27 pF (500 V) ceramic chip capacitors.**
 - C23 = 5,6 pF (500 V) multilayer ceramic chip capacitor.**
- (C9 and C11 are connected 11 mm from transistor edge and C19 and C21 18 mm from transistor edge.)

** American Technical Ceramics capacitor type 100A or capacitor of same quality.

L1 = L15 = 50 Ω stripline (2,8 mm x 91,3 mm).

L2 = L16 = 50 Ω semi-rigid cable; outer diameter 2,2 mm; outer conductor length 91,3 mm.

L3 = L4 = L13 = L14 = 60 Ω stripline (2,0 mm x 27,9 mm).

L5 = L8 = 100 nH microchoke.


L6 = L7 = L10 = L11 = 48 Ω stripline (3,0 mm x 14,6 mm).

L9 = L12 = 20,5 nH; 2 turns enamelled Cu wire (1,0 mm); int. dia. 4,5 mm; length 3 mm; leads leads 2 x 10 mm; connected 15 mm from transistor edge.

L1, L3, L4, L6, L7, L10, L11, L13, L14 and L15 are striplines on a double Cu-clad p.c. board with epoxy fibre-glass dielectric ($\epsilon_r = 4,5$); thickness 1/16 inch.

The printed circuit board and component layout for a 224,25 MHz, class-AB test are given in Fig. 9 and Fig. 10 respectively.

The circuit and the components are on one side of the epoxy fibre-glass board; the other side is unetched copper to serve as ground plane. Earth connections are made by hollow rivets and in addition by fixing screws and also by copper straps under the emitters and at the input and output.



7290217

Fig. 9 Printed circuit board for 224,25 MHz class-AB test circuit.




Fig. 10 Component layout of a 224,25 MHz class-AB test circuit.




Fig. 11 Output power; typ. values.




Fig. 12 Power gain and efficiency; typ. values.

Conditions for Figs 11 and 12:

$V_{CE} = 28 \text{ V}$; $I_{C(ZS)} = 2 \times 0,15 \text{ A}$; $f = 224,25 \text{ MHz}$; class-AB.

RUGGEDNESS

The BLV36 is capable of continuously withstanding a load mismatch (VSWR = 5, through all phases) up to 80 W under the following conditions:

$V_{CE} = 28 \text{ V}$; $I_{C(ZS)} = 2 \times 0,15 \text{ A}$; $T_h = 25 \text{ }^\circ\text{C}$; $f = 224,25 \text{ MHz}$; $R_{th \text{ mb-h}} = 0,25 \text{ K/W}$.

The instantaneous collector current should not exceed 10 A.




Fig. 13 Input impedance (series components); typ. values.

Conditions for Figs 13, 14 and 15:

The graphs apply to either transistor section assuming class-AB push-pull operation
 $V_{CE} = 28 \text{ V}$; $I_{C(ZS)} = 0,15 \text{ A}$; $P_L = 70 \text{ W}$;
 $T_h = 25 \text{ }^\circ\text{C}$.




Fig. 14 Load impedance (series components); typ. values.




Fig. 15 Power gain; typ. values.