SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS

The BUS36 and BUS37 transistors are designed for low voltage, high speed, power switching in inductive and resistive circuits where turn-off times are critical. They are particularly suited for battery-operated Switchmode applications and driver applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls

Fast Turn-Off Times


60 ns Inductive Fall Time - 25°C (Typ)
110 ns Inductive Crossover Time - 25°C (Typ)

Operating Temperature Range - 65 to + 175°C

100°C Performance Specified for :

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages

Leakage Currents (125°C)




12 AMPERES

NPN SILICON POWER TRANSISTORS

120 & 150 VOLTS 107 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	BUS36	BUS37	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	120	150	Vdc
Collector-Emitter Voltage	VCEV	250	300	Vdc
Emitter Base Voltage	V _{EB}	8		Vdc
Collector Current — Continuous — Peak(1) — Overload	lor lor	12 25 40		Adc
Base Current - Continuous - Peak(1)	I _B	7 15		Adc
Total Power Dissipation $-T_C = 25^{\circ}C$ $-T_C = 100^{\circ}C$ Derate above 25°C	PD	107 53 0.71		Watts W/°C
Operating and Storage Junction Temperature Range	Т _J , T _{stg}	- 65 to + 175		°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	ReJC	1.4	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5 ms. Duty Cycle ≤ 10%.



	MILLI	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	15.11	15.75	0.595	0.620
8	9.65	10.29	0.380	0.405
C	4.06	4.82	0.160	0.190
D	0.64	0.89	0.025	0.035
F	3.61	3.73	0.142	0.147
G	2.41	2.67	0.095	0.105
н	2.79	3.30	0.110	0.130
1	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
ι	1.14	1.27	0.045	0.050
N	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	2.04	2.79	0.080	0.110
S	1,14	1,39	0.045	0.055
T	5.97	6.48	0.235	0.255
U	0.76	1.27	0.030	0.050
v	1 14		0.045	

CASE 221A-02 TO-220

1-83/DSER1

ELECTRICAL CHARACTERISTICS (TC = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)				<u> </u>	
Collector-Emitter Sustaining Voltage (Table 1) $ (I_C = 50 \text{ mA}, I_B = 0) \cdot L = 25 \text{ mH} $ BUS3: BUS3:	i i	120 150			Vdc
Collector Cutoff Current $(V_{CEV} = Rated \ Value, \ V_{BE(off)} = 1.5 \ Vdc)$ $(V_{CEV} = Rated \ Value, \ V_{BE(off)} = 1.5 \ Vdc, \ T_C = 125 \ C)$	ICEV	- -	-	0.1 1.0	mAdc
Collector Cutoff Current $ {\rm BUS36:V_{CE}=60~V} $ $ {\rm BUS37:V_{CE}=75~V} $		-	_ _	0.05 0.05	mAdc
Emitter Cutoff Current (VEB = 6 Vdc, IC = 0)	¹ EBO			0.1	mAdc
Emitter-base breakdown Voltage (I _E = 50 mA - I _C = 0)	BVEBO	8.0			V dc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	IS/b	 See Figure 12	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13	

ON CHARACTERISTICS (1)

DC Current Gain	hFE				
$(I_C = 10 \text{ Adc}, V_{CE} = 2 \text{ Vdc})$		30	-	-	
$(I_C = 0.5 \text{ Amp, } V_{CE} = 2 \text{ V})$		50	_	-	
Collector-Emitter Saturation Voltage	V _{CE(sat)}				Vdc
(I _C = 12 Amp, I _B = 1.2 Amp)		-	_	0.8	
$(I_C = 12 \text{ Amp, } I_B = 1.2 \text{ Amp, } T_c = 100^{\circ}\text{C})$		-	-	1.0	
Base-Emitter Saturation Voltage	V _{BE(sat)}				Vdc
(I _C = 12 Amp, I _B = 1.2 Amp)		-	_	1.8	
$(I_C = 12 \text{ Amp, } I_B = 1.2 \text{ Amp, } T_c = 100^{\circ}\text{C})$		-	_	1.8	

DYNAMIC CHARACTERISTICS

Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 100 khz)	C _{ob}	_	_	300	pF
Current Gain — Bandwidth Product (2) (I _C = 1.0 Adc, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz	f⊤	30	_	_	MHz

SWITCHING CHARACTERISTICS Resistive Load (Table 1)


Delay Time		td	_	0.07	0.15	μs
Rise Time	(VCC = 100 Vdc, IC = 12 A, IB1 = 1.2 A, t _D = 30 μs,	t _r	-	0.15	0.3	
Storage Time	Duty Cycle ≤ 2%, VBE(off) = 5 V)	t _S	T -	0.5	1.0	
Fall Time		tf	-	0.12	0.25	


Inductive Load, Clamped (Table 1)


Storage Time	(IC(pk) = 12 A,	(T _C = 25°C)	t _{sv}	_	0.5	_	μs
Fall Time	IB1 = 1.2 A,	(1C=25 C)	t _{fi}	-	0.06	-	
Storage Time	VBE(off) = 5 V,	(T _C = 100°C)	t _{sv}	-	0.6	1.0	
Fall Time	VCE(c1) = 100 V)		t _{fi}	_	0.15	0.30	


⁽¹⁾ Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.


DC CHARACTERISTICS
















RESISTIVE SWITCHING VCEO(sus) **RBSOA AND INDUCTIVE SWITCHING** . 10 v TURN ON TIME 220 100 20 INPUT lb2 Adjust <u>1</u>2 dTb Adjust obtain the forced hee desired TURN OFF TIME PW Varied to Attain Use inductive switching IC = 100 mA driver as the input to the resistive test circuit CIRCUIT L_{coil} : 180 μH R_{coil} : 0 05 Ω V_{CC} : 20 V L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{CC} = 250 V R_L = 83 f1 Pulse Width = 10 µs V_{clamp} - 250 V Rg adjusted to attain desired lg t INDUCTIVE TEST CIRCUIT OUTPUT WAVEFORMS RESISTIVE TEST CIRCUIT t₁ Adjusted to Obtain Ic TEST CIRCUITS TUT ₹ vcc TUT Lcoil (ICpk) vсс Lcoil (ICpk) Equivalent **Detailed Conditions** Vclamp Rs = 0 Scope - Tektronia -12-1 Time 475 or Equivalent

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE







SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}

try = Voltage Rise Time, 10-90% V_{clamp}

tfi = Current Fall Time, 90-10% Ic

tti = Current Tail, 10-2% IC

t_C = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

 $P_{SWT} = 1/2 V_{CC}I_{C}(t_{c})f$

In general, $t_{rv} + t_{fi} \cong t_c$. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds $(t_{\text{C}}$ and $t_{\text{SV}})$ which are guaranteed at 100°C .

INDUCTIVE SWITCHING



The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 - FORWARD BIAS SAFE OPERATING AREA







FIGURE 14 - POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on $T_C = 25^{o}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{o}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

TJ(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by seve I means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped condition: so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.

FIGURE 15 - THERMAL RESPONSE



OVERLOAD CHARACTERISTICS

FIGURE 16 - RATED OVERLOAD SAFE OPERATING AREA



OLSOA

OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known.

Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

OLSOA is measured in a common-base circuit (Figure 17) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

FIGURE 17 - OVERLOAD SOA TEST CIRCUIT

Notes: VCE = VCC + VBE Adjust pulsed current source for desired IC, to



SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS

The BUS 45P transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. It is particularly suited for line-operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

100 ns Inductive Fall Time – 25°C (Typ)

150 ns Inductive Crossover Time – 25°C (Typ)

400 ns Inductive Storage Time - 25°C (Typ)


Operating Temperature Range -65 to +150°C

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads

Saturation Voltages

Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	BUS 45P	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	450	Vdc
Collector-Emitter Voltage	VCEV	850	Vdc
Emitter Base Voltage	V _{EB}	6	Vdc
Collector Current - Continuous - Peak (1)	I _C	3 5	Adc
Base Current - Continuous - Peak (1)	I _B	1.5 3	Adc
Total Power Dissipation $- T_C = 25^{\circ}C$ $- T_C = 100^{\circ}C$ Derate above 25°C	PD	75	Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	- 65 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	Rejc	1.67	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.


3 AMPERES


NPN SILICON POWER TRANSISTORS

450 VOLTS 75 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.





ELECTRICAL CHARACTERISTICS (TC = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)			·	<u> </u>	
Collector-Emitter Sustaining Voltage (Table 1) (IC = 100 mA, IB = 0)	VCEO(sus)	450	_	_	Vdc
Collector Cutoff Current (VCEV = 850 V, VBE(off) = 1.5 Vdc) (VCEV = 850 V, VBE(off) = 1.5 Vdc, TC = 100°C)	ICEV	-	<u>-</u>	0.5 2.5	mAdc
Collector Cutoff Current (VCE = 850 V, RBE = 50 Ω , TC = 100° C)	ICER		_	3.0	mAdc
Emitter Cutoff Current (VEB = 6.0 Vdc, IC = 0)	IEBO	-	-	1.0	mAdc

ON CHARACTERISTICS (1)

DC Current Gain (IC = 2 Adc, VCE = 5.0 Vdc)	hFE	6	-	_	_
Collector-Emitter Saturation Voltage (IC = 2 Adc, IB = 0.5 Adc) (IC = 3 Adc, IB = 0.75 Adc) (IC = 2 Adc, IB = 0.5 Adc, TC = 100°C)	VCE(sat)	- - -	- - -	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage (IC = 2 Adc, IB = 0.5 Adc) (IC = 2 Adc, IB = 0.5 Adc, TC = 100°C)	VBE(sat)	-	_	1.5	Vdc

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)

Delay Time		td	_	0.03	0.05	μs
Rise Time	$(VCC = 250 \text{ Adc}, IC = 2 \text{ A}, IB1 = 0.5 \text{ Adc}, t_D = 30 \mu \text{s},$	tr		0.10	0.40	
Storage Time	Duty Cycle ≤ 2%, VBE(off) = 5.0 Vdc)	ts	-	0.40	1.50	
Fall Time		tf	_	0.175	0.50	

Inductive Load, Clamped (Table 1)

Storage Time			tsv	_	0.70	2.0	_ μs
Crossover Time	(IC(pk) = 2 A,	(TJ = 100°C)	tc		0.28	0.50	1
Fall Time	IB1 = 0.5 Adc,		tfi	-	0.15	0.35	
Storage Time	VBE(off) = 5.0 Vdc,	(TJ = 25°C)	tsv	-	0.40	_	1
Crossover Time	VCE(pk) = 250 V		tc	-	0.15		
Fall Time			tfi	-	0.10	-	1

(1) Pulse Test: PW = 300 μ s, Duty Cycle \leq 2%.

 $\beta_f = \frac{IC}{IB}$



SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS

The BUS 46P transistor is designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. It is particularly suited for line-operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

100 ns Inductive Fall Time – 25°C (Typ) 150 ns Inductive Crossover Time – 25°C (Typ)

400 ns Inductive Storage Time - 25°C (Typ)

Operating Temperature Range -65 to +150°C

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages

Leakage Currents

MAXIMUM RATINGS

Rating	Symbol	BUS 46P	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	450	Vdc
Collector-Emitter Voltage	V _{CEV}	850	Vdc
Emitter Base Voltage	V _{EB}	6	Vdc
Collector Current - Continuous - Peak (1)	MO_O	5 8	Adc
Base Current - Continuous - Peak(1)	I _B	2 4	Adc
Total Power Dissipation $- T_C = 25^{\circ}C$ $- T_C = 100^{\circ}C$ Derate above 25°C	PD	80	Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	- 65 to +150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	Rejc	1.56	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	Τ _L	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.


5 AMPERES


NPN SILICON POWER TRANSISTORS

450 VOLTS 80 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.





Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)		•			-	
Collector-Emitter Sustaining Voltage (Table 1) $(IC = 100 \text{ mA}, IB = 0)$		VCEO(sus)	450	_	_	Vdc
Collector Cutoff Current (VCEV = 850 V, VBE(off) = 1.5 Vdc) (VCEV = 850 V, VBE(off) = 1.5 Vdc, T _C = 1.5 Vdc,	100°C)	ICEV	-	-	0.5 2.5	mAdc
Collector Cutoff Current (VCE = 850 V, RBE = 50 Ω , TC = 100°C)		ICER	-	-	3.0	mAdc
Emitter Cutoff Current (VEB = 6.0 Vdc, IC = 0)		IEBO	-	_	1.0	mAdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with Base Forward Biased		IS/b		See Fig	gure 12	···
Clamped Inductive SOA with Base Reverse Biased		RBSOA			gure 13	
ON CHARACTERISTICS (1)						
DC Current Gain (IC = 3.0 Adc, VCE = 5.0 Vdc)		hFE	7.0	_	-	_
Collector-Emitter Saturation Voltage (IC = 3.0 Adc, IB = 0.6 Adc) (IC = 5.0 Adc, IB = 1.0 Adc) (IC = 3.0 Adc, IB = 0.6 Adc, TC = 100°C)		VCE(sat)	- - -	_ _ _	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage (IC = 3.0 Adc, IB = 0.6 Adc) (IC = 3.0 Adc, IB = 0.6 Adc, T _C = 100°C)		VBE(sat)	-		1.5 1.5	Vdc
DYNAMIC CHARACTERISTICS					<u> </u>	
Output Capacitance (VCB = 10 Vdc, IE = 0, ftest = 100 Khz)		Cob	-		250	pF
SWITCHING CHARACTERISTICS Resistive Load (Table 1)						
Delay Time		td	_	0.03	0.05	μs
Rise Time (VCC = 250 Adc, IC = 3.) Storage Time IB1 = 0.4 Adc, $t_D = 30 \mu$		tr	_	0.10	0.40	
Duty Cycle ≤ 2% VBE/off		ts	-	0.40	1.50	
Fall Time	, 3.2 . 440,	tf		0.175	0.50	
Inductive Load, Clamped (Table 1)						
Storage Time		tsv		0.70	2.0	μs
Crossover Time $(IC(pk) = 3.0 \text{ A},$	$(TJ = 100^{\circ}C)$	t _C	_	0.28	0.50	
Fall Time IB1 = 0.4 Adc,		tfi		0.15	0.30	
Storage Time VBE(off) = 5.0 Vdc, VCE(pk) = 250 V)		tsv	_	0.40	_	
Clossover fille	$(TJ = 25^{\circ}C)$	tc	_	0.15	_	
Fall Time	1	1				

tfi


0.10


(1) Pulse Test: PW = 300 μ s, Duty Cycle \leq 2%.


 $\beta f = \frac{IC}{IB}$


Fall Time


TYPICAL ELECTRICAL CHARACTERISTICS














V_{CEO(sus)} RESISTIVE SWITCHING RBSOA AND INDUCTIVE SWITCHING O + V ≈ 11 V 0.02 μF 100 + H.P. 214 or Equiv 2N6191 ΡĠ 20 10 µF R_{B1} TURN ON TIME +10 V >---20 INPUT R_{B2} 0 02 µF IB1 adjusted to 1.0 uF **\$** 50 obtain the forced 2N5337 hee desired TURN-OFF TIME 500 PW Varied to Attain Use inductive switching driver as the input to C = 100 mA 100 the resistive test circuit. Adjust R1 to obtain IB1 For switching and RB_{SOA}, R2 = 0 For BVCEO(sus), R2 = 00 CIRCUIT L_{coil} * 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{CC} = 250 V R_L = 83 Ω Pulse Width = 10 μs V_{clamp} = 250 V R_B adjusted to attain desired I_{B1} INDUCTIVE TEST CIRCUIT OUTPUT WAVEFORMS RESISTIVE TEST CIRCUIT t₁ Adjusted to Obtain I_C TEST CIRCUITS Lcoil (ICpk) 1N4937 Input L_{coil}(IC_{pk})

12-1

[∨]C€


TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE




R_S = 0

See Above for

Detailed Conditions





Vclamp

Test Equipment Scope - Tektronix

475 or Equivalent

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, 90% IB1 to 10% V_{clamp}

trv = Voltage Rise Time, 10-90% V_{clamp}

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:


 $P_{SWT} = 1/2 V_{CC} I_C(t_c) f$


In general, $t_{rv} + t_{fj} \approx t_c$. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are quaranteed at 100°C.


INDUCTIVE SWITCHING











SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^{o}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{o}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

 $T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.



BUS 47 BUS 47A

SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS


The BUS 47 and BUS 47A transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

60 ns Inductive Fall Time – 25°C (Typ)
120 ns Inductive Crossover Time – 25°C (Typ)

Operating Temperature Range -65 to +200°C 100°C Performance Specified for:
Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages
Leakage Currents (125°C)




NPN SILICON POWER TRANSISTORS

400 AND 450 VOLTS (BVCEO) 150 WATTS 850 - 1000 V (BVCES)

9 AMPERES

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data representing device characteristics boundaries — are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Symbol	BUS 47	BUS 47A	Unit		
Collector-Emitter Voltage	V _{CEO(sus)}	450	450	Vdc		
Collector-Emitter Voltage	V _{CEV}	850	1000	Vdc		
Emitter Base Voltage	VEB	7		Vdc		
Collector Current — Continuous — Peak (1) • — Overload	ICM IOI	9 18 36		18		Adc
Base Current - Continuous - Peak (1)	I _B	ნ 10		Adc		
Total Power Dissipation $- T_C = 25^{\circ}C$ $- T_C = 100^{\circ}C$ Derate above 25°C	PD	150 85.5 0.86		Watts W/°C		
Operating and Storage Junction Temperature Range	T _J , T _{stg}	-65 to	°C			

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	Reuc	1.17	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)						
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 200 mA, I _B = 0) L = 25 mH	BUS47 BUS47A	V _{CEO(sus)}	400 450	_	-	Vdc
Collector Cutoff Current (VCEV = Rated Value, VBE(off) = 1.5 Vdc) (VCEV = Rated Value, VBE(off) = 1.5 Vdc, TC =	= 125°C)	CEV	_	<u>-</u>	0.15 1.5	mAdc
Collector Cutoff Current ($V_{CE} = Rated\ V_{CEV}$, $R_{BE} = 10\ \Omega$)	T _C = 25°C T _C = 125°C	CER	-	_	0.4 3.0	mAdc
Emitter Cutoff Current (V _{EB} = 5 Vdc, I _C = 0)		IEBO			0.1	mAdc
Emitter-base breakdown Voltage (IE = 50 mA - IC = 0)		BVEBO	7.0	_	_	Vdc

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 12	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13	

ON CHARACTERISTICS (1)

DC Current Gain (I _C = 6 Adc, V_{CE} = 5 Vdc) (I _C = 5 Adc, V_{CE} = 5 V)	BUS47 BUS47A	hFE	7	-	_	
Collector-Emitter Saturation Voltage		V _{CE(sat)}				Vdc
(I _C = 6 Adc, I _B = 1.2 Adc)			-	-	1.5	1
(I _C = 9 Adc, I _B = 1.8 Adc)	BUS47		-	_	5.0	1
$(I_C = 6 \text{ Adc}, I_B = 1.2 \text{ Adc}, T_C = 100^{\circ}\text{C})$			- 1	_	2.5	
(I _C = 5 Adc, I _B = 1 Adc)			-		1.5	ĺ
(I _C = 8 Adc, I _B = 1.6 Adc)	BUS47A	1	-	-	5.0	
$(I_C = 5 \text{ Adc}, I_B = 1 \text{ Adc}, T_C = 100^{\circ}\text{C})$			-	_	2.5	
Base-Emitter Saturation Voltage		VBE(sat)				Vdc
(I _C = 6 Adc, I _B = 1.2 Adc)	D11047	DE (300)	- 1	_	1.6	
(I _C = 6 Adc, I _B = 1.2 Adc, T _C = 100°C)	BUS47		-	_	1.6	
(IC = 5 Adc, IB = 1 Adc)	BUS47A		_	_	1.6	-
$(I_C = 5 \text{ Adc}, I_B = 1 \text{ Adc}, T_C = 100^{\circ}\text{C})$	BU34/A		-	_	1.6	i

DYNAMIC CHARACTERISTICS

Output Capacitance	Cob				pF
$(V_{CB} = 10 \text{ Vdc}, I_E = 0, f_{test} = 100 \text{ Khz})$		-	-	300	· ·

SWITCHING CHARACTERISTICS

Resistive Load (Table 1)


Delay Time		t _d	_	0.05	0.2	μς
Rise Time	$(V_{CC} = 250 \text{ Vdc}, I_{C} = 6 \text{ A},$	t _r	-	0.5	0.8	
Storage Time	I _{B1} = 1.2 A, t _p = 30 μs, Duty Cycle 2 , V _{BE(off)} = 5 V)	t _s	_	1	2.0	
Fall Time	= ==, =, == = , = BE(011)	tf	_	0.2	0.4	


Inductive Load, Clamped (Table 1)


	C(pk) = 6 A, BUS	47 (T _C = 25°C)	t _{sv}	_	0.9	-	μs
	I _{B1} = 1.2 A, V _{BE(off)} = 5 V,	17	tfi		0.06	_	
	CE(c1) = 250 V)		t _{sv}	-	1.0	2.5	
	C(pk) = 5 A BUS	47A (T _C = 100°C)	t _C	_	0.2	0.5	
Fall Time	B1 = 1 A		tfi	-	0.1	0.3	


⁽¹⁾ Pulse Test: PW = 300 μ s, Duty Cycle \leq 2%.


DC CHARACTERISTICS
















RESISTIVE SWITCHING **RBSOA AND INDUCTIVE SWITCHING** VCEO(sus) . 10 V TURN ON TIME 220 20 INPUT obtain the forced he desired TURN OFF TIME PW Varied to Attain Use inductive switching IC = 100 mA driver as the input to L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω 180 µH Lcoil V_{CC} 250 V R₁ 83 Ω V_{clamp} = 250 V R_B adjusted to attain desired I_{B1} R_{coil} : 0 05 Ω R_L 83 Ω Pulse Width 10 µs V_{CC} 20 V INDUCTIVE TEST CIRCUIT OUTPUT WAVEFORMS RESISTIVE TEST CIRCUIT t₁ Adjusted to Obtain Ic TEST CIRCUITS Lcoil (1Cpk) 1N4937 v_{cc} 0 Lcoil (1Cpk) See Above for V_{clamp} Detailed Conditions Test Equipment Rs = 0 0.1 Ω Scope - Tektronix 1-12-1 475 or Equivalent

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS







SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

tsv = Voltage Storage Time, 90% IB1 to 10% Vclamp

try = Voltage Rise Time, 10-90% V_{clamp}

tfi = Current Fall Time, 90-10% Ic

tti = Current Tail, 10-2% IC

t_C = Crossover Time, 10% V_{clamp} to 10% IC

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (to and tow) which are quaranteed at 100°C.

INDUCTIVE SWITCHING

FIGURE 9 - STORAGE TIME 3 2 tsv. STORAGE TIME (uS) Tc =1000C 0.7 TC = 250C 0.5 0.3 Bf = 5.00.2 0.1 1.5 10 12 15 20 30 50 IC. COLLECTOR CURRENT (AMPS)




FIGURE 10 - CROSSOVER AND FALL TIMES





FIGURE 11b - TURN-OFF TIMES vs lb2/lb1



0.02

2


The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.


FIGURE 12 - FORWARD BIAS SAFE OPERATING AREA

FIGURE 13 - REVERSE BIAS SAFE OPERATING AREA

50 100 200

VCE, COLLECTOR-EMITTER VOLTAGE (VOLTS)





SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C=25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.


TJ(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

500 1000


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.

FIGURE 15 -THERMAL RESPONSE



OVERLOAD CHARACTERISTICS

FIGURE 16 - RATED OVERLOAD SAFE OPERATING AREA



OLSOA

OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known.


Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

OLSOA is measured in a common-base circuit (Figure 17) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

FIGURE 17 -- OVERLOAD SOA TEST CIRCUIT

Notes:

- VCE = VCC + VBE
- Adjust pulsed current source for desired I_C, t_D





BUS 47P BUS 47AP

SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS

The BUS 47P/BUS 47AP transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

60 ns Inductive Fall Time – 25°C (Typ) 120 ns Inductive Crossover Time – 25°C (Typ)

Operating Temperature Range -65 to +175°C 100°C Performance Specified for: Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages Leakage Currents (125°C)

MAXIMUM RATINGS

Rating	Symbol	BUS 47P	BUS 47AP	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	400	450	Vdc
Collector-Emitter Voltage	VCEV	850	1000	Vdc
Emitter Base Voltage	V _{EB}		7	Vdc
Collector Current — Continuous — Peak (1) — Overload	ICM	1	9 8 6	Adc
Base Current - Continuous - Peak(1)	I _B I _{BM}		ਰ 0	Adc
	PD	12 64 0.	.5	Watts W/°C
Operating and Storage Junction Temperature Range	Т _Ј , Т _{stg}	-65 to	+ 175	°C


THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{ÐJC}	1.17	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	ΤL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

9 AMPERES NPN SILICON POWER TRANSISTORS

400 AND 450 VOLTS (BVCEO) 128 WATTS 850 - 1000 V (BVCES)





STYLE 1:

- 1. BASE
- 2. COLLECTOR
- 3. EMITTER
- 4. COLLECTOR


	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	20.32	21.08	0.800	0.830
В	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
H	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
a	3.94	4.19	0.155	0.165


CASE 340-01 TO-218AC


Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)						
Collector-Emitter Sustaining Voltage (Table 1) (I $_{\rm C}$ = 200 mA, I $_{\rm B}$ = 0) L = 25 mH	BUS47P BUS47AP	V _{CEO(sus)}	400 450	_	_	Vdc
Collector Cutoff Current (VCEV = Rated Value, $V_{BE(off)} = 1.5 \text{ Vdc}$) (VCEV = Rated Value, $V_{BE(off)} = 1.5 \text{ Vdc}$, T_{C}	; = 125°C)	ICEV		_	0.15 1.5	mAdc
Collector Cutoff Current (VCE = Rated VCEV, $R_{BE} = 10 \Omega$)	T _C = 25°C T _C = 125°C	ICER	_	_	0.4 3.0	mAdc
Emitter Cutoff Current (VEB = 5 Vdc, IC = 0)		IEBO	_	_	0.1	mAdc
Emitter-base breakdown Voltage (I _E = 50 mA - I _C = 0)		BVEBO	7.0	-	_	Vdc
SECOND BREAKDOWN				I		
Second Breakdown Collector Current with Base F	orward Biased	Is/b		See Figure 12	!	
Clamped Inductive SOA with Base Reverse Biased	j	RBSOA		See Figure 13	l	
ON CHARACTERISTICS (1)						
DC Current Gain (I _C = 6 Adc, V _{CE} = 5 Vdc) (I _C = 5 Adc, V _{CE} = 5 V)	BUS47P BUS47AP	hFE	7	_	_	
Collector-Emitter Saturation Voltage (I _C = 6 Adc, I _B = 1.2 Adc) (I _C = 9 Adc, I _B = 1.8 Adc) (I _C = 6 Adc, I _B = 1.2 Adc, T _C = 100°C) (I _C = 5 Adc, I _B = 1 Adc) (I _C = 8 Adc, I _B = 1.6 Adc) (I _C = 5 Adc, I _B = 1 Adc, T _C = 100°C)	BUS47P BUS47AP	VCE(sat)	- - - -	- - - -	1.5 5.0 2.5 1.5 5.0 2.5	Vdc
Base-Emitter Saturation Voltage (I _C = 6 Adc, I _B = 1.2 Adc) (I _C = 6 Adc, I _B = 1.2 Adc, T _C = 100°C) (I _C = 5 Adc, I _B = 1 Adc) (I _C = 5 Adc, I _B = 1 Adc, T _C = 100°C)	BUS47P BUS47AP	VBE(sat)	= -	- - -	1.6 1.6 1.6 1.6	Vdc
DYNAMIC CHARACTERISTICS						
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 100 Khz)		C _{ob}	_	-	300	pF
SWITCHING CHARACTERISTICS Resistive Load (Table 1)						
Delay Time		td		0.05	0.2	μs
Rise Time $(V_{CC} = 250 \text{ Vdc}, I_C = 6 \text{ I}_{B1} = 1.2 \text{ A}, t_p = 30 \mu \text{s},$	Α,	t _r	_	0.5	0.8]
Storage Time Duty Cycle ≤ 2%, VBE(o	_(ff) = 5 V)	t _s		1	2.0	
Fall Time		tf		0.2	0.4	
Inductive Load, Clamped (Table 1)		1 1				
Storage Time (IC(pk) = 6 A, BUS47)	(T _C = 25°C)	t _{sv}		0.9		μs
Fall Time		tfi		0.06	-	1
V _{CE(c1)} = 250 V)	0	t _{SV}		1.0	2.5	1
Crossover Time IC(pk) = 5 A BUS47	AP (T _C = 100°C)	t _c		0.2		1
Fall Time IB1 = 1 A		tfi		0.1	0.3	l


⁽¹⁾ Pulse Test: PW = 300 μ s, Duty Cycle \leq 2%.


DC CHARACTERISTICS

















RBSOA AND INDUCTIVE SWITCHING RESISTIVE SWITCHING V_{CEO(sus)} + 10 V TURN ON TIME 220 100 20 INPUT Æ D2. D3. D4 Q 2 In adjusted to hee desired TURN OFF TIME PW Varied to Attain Use inductive switching IC = 100 mA driver as the input to the resistive test circuit. L_{coil} = 180 μH R_{coil} = 0 05 Ω V_{CC} = 20 V L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{CC} = 250 V R_L = 83 Ω Pulse Width = 10 μs V_{clamp} - 250 V R_B adjusted to attain desired I_{B1} INDUCTIVE TEST CIRCUIT OUTPUT WAVEFORMS RESISTIVE TEST CIRCUIT t₁ Adjusted to Obtain I_C 'c (TUT TEST CIRCUITS TUT Lcoil (ICpk) v_{cc} 1N4937 Vcc Lcoil (ICpk) See Above for Vciamo VCE or **Detailed Conditions** V_{clamp} Vclamp Test Equipment R_S = 0 Scope - Tektronix 475 or Equivalent Time 12-1

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE









SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, 90% IB1 to 10% V_{clamp}

try = Voltage Rise Time, 10-90% V_{clamp}

tfi = Current Fall Time, 90-10% Ic

tti = Current Tail, 10-2% IC

t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC}I_{C}(t_{c})f$$

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds $(t_{\text{C}}$ and $t_{\text{SV}})$ which are quaranteed at 100°C .

INDUCTIVE SWITCHING



The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 - FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 - REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 - POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on $T_C = 25^{o}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{o}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

TJ(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.





OVERLOAD CHARACTERISTICS

FIGURE 16 - RATED OVERLOAD SAFE OPERATING AREA



OLSOA

OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known.

Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

OLSOA is measured in a common-base circuit (Figure 17) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

FIGURE 17 - OVERLOAD SOA TEST CIRCUIT

Notes: • V_{CE} = V_{CC} + V_{BE} • Adjust pulsed current source for desired I_C, t_p

BUS 48 BUS 48A

SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS

The BUS 48 and BUS 48A transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- · Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

60 ns Inductive Fall Time – 25°C (Typ) 120 ns Inductive Crossover Time – 25°C (Typ)

Operating Temperature Range -65 to +200°C 100°C Performance Specified for:
Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages
Leakage Currents (125°C)



400 and 450 VOLTS (BVCEO) 850 - 1000 VOLTS (BVCES) 175 WATTS

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data representing device characteristics boundaries — are given to facilitate "worst case" design.




MAXIMUM RATINGS

Rating	Sýmbol	BUS 48	BUS 48A	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	400	450	Vdc
Collector-Emitter Voltage	VCEV	850	1000	Vdc
Emitter Base Voltage	V _{EB}		7	Vdc
Collector Current — Continuous — Peak(1) — Overload	ICW IC	3	5 30 60	Adc
Base Current — Continuous — Peak(1)	I _B		5 0	Adc
Total Power Dissipation $-$ T _C = 25°C $-$ T _C = 100°C Derate above 25°C	PD	10	75 00 .0	Watts W/°C
Operating and Storage Junction Temperature Range	Т _J , Т _{stg}	-65 to	+200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	Rejc	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.




1-83/DSER1


ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)


Characteristic	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS (1)		· · · · · · · · · · · · · · · · · · ·			•	1
Collector-Emitter Sustaining Voltage (Table 1) (I _C = 200 mA, I _B = 0) L = 25 mH	BUS48 BUS48A	VCEO(sus)	400 450	_	_	Vdc
Collector Cutoff Current (VCEV = Rated Value, VBE(off) = 1.5 Vdc) (VCEV = Rated Value, VBE(off) = 1.5 Vdc,		ICEV	- -	-	0.2 2.0	mAdc
Collector Cutoff Current (VCE = Rated VCEV, RBE = 10 Ω)	T _C = 25°C T _C = 125°C	ICER	_	_	0.5 3.0	mAdc
Emitter Cutoff Current (V _{EB} = 5 Vdc, I _C = 0)		IEBO	_	_	0.1	mAdc
Emitter-base breakdown Voltage ($I_E = 50 \text{ mA} - I_C = 0$)		BVEBO	7.0	_	_	Vdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with Bas	I _{S/b}		See Figure 12			
Clamped Inductive SOA with Base Reverse Bia	RBSOA		See Figure 13	<u> </u>		
ON CHARACTERISTICS (1)						
DC Current Gain (I _C = 10 Adc, V _{CE} = 5 Vdc) (I _C = 8 Adc, V _{CE} = 5 V)	BUS48 BUS48A	hFE	8	_	-	,
Collector-Emitter Saturation Voltage		V _{CE(sat)}				Vdc
(I _C = 10 Adc, I _B = 2 Adc)	011040		_	-	1.5	
(I _C = 15 Adc, I _B = 3 Adc) (I _C = 10 Adc, I _B = 2 Adc, T _C = 100°C)	BUS48		_	_	5.0 2.0	
(IC = 8 Adc, IB = 1.6 Adc)			_	_	1.5	
(I _C = 12 Adc, I _B = 2.4 Adc)	BUS48A		_	-	5.0	
(I _C = 8 Adc, I _B = 1.6 Adc, T _C = 100°C) Base-Emitter Saturation Voltage		\			2.0	.,,
(I _C = 10 Adc, I _B = 2 Adc) (I _C = 10 Adc, I _B = 2 Adc, T _C = 100°C)	BUS48	V _{BE(sat)}	<u>-</u>	<u>-</u>	1.6 1.6	Vdc
(I _C = 8 Adc, I _B = 1.6 Adc) (I _C = 8 Adc, I _B = 1.6 Adc, T _C = 100°C)	BUS48A		<u>-</u>		1.6 1.6	
DYNAMIC CHARACTERISTICS						
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 100 Khz)		C _{ob}	_	_	350	pF
SWITCHING CHARACTERISTICS Resistive Load (Table 1)						
Delay Time		t _d		0.1	0.2	μς
Rise Time (V _{CC} = 250 Vdc, I _C I _{B1} = 2.0 A, t _p = 30		t _r		0.4	0.7	
Storage Time Duty Cycle $\leq 2^{\circ}/0$, V		t _s		1.3	2.0	
Fall Time		tf	_	0.2	0.4	
Inductive Load, Clamped (Table 1)				1		,
Storage Time	(T _C = 25°C)	t _{sv}	_	1.3		μs
Fall Time (IC(pk) = 10 A,		tfi		0.06	-	
I _{B1} = 2.0 A, V _{BE(off)} = 5 V,		t _{sv}		1.5	2.5	
Crossover Time VCE(c1) = 250 V)	$(T_C = 100^{\circ}C)$	t _c		0.3	0.6	
Fall Time		tfi	_	0.17	0.35	


⁽¹⁾ Pulse Test: PW = 300 μ s, Duty Cycle \leq 2%.


DC CHARACTERISTICS
















V_{CEO(sus)} RBSOA AND INDUCTIVE SWITCHING RESISTIVE SWITCHING TURN ON TIME 220 20 INPUT obtain the forced hee desired 33 2w TURN-OFF TIME Use inductive switching IC = 100 mA driver as the input to the resistive test circuit. L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω L_{coil} = 180 μH R_{coil} = 0.05 Ω V_{CC} = 20 V V_{CC} = 250 V R_L = 83 Ω Pulse Width = 10 μs V_{clamp} = 250 V R_B adjusted to attain desired I_{B1} INDUCTIVE TEST CIRCUIT **OUTPUT WAVEFORMS** RESISTIVE TEST CIRCUIT t₁ Adjusted to Obtain IC ١c TUT CIRCUITS TUT A L Lcoil (ICpk) vсс Vcc Lcoil (ICpk) See Above for rest V_{clamp} Detailed Conditions Test Equipment Ps = 0 Scope - Tektronix 475 or Equivalent Time 12-1

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE









SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, 90% IB1 to 10% V_{clamp}

try = Voltage Rise Time, 10-90% Vclamp

tfi = Current Fall Time, 90-10% Ic

tti = Current Tail, 10-2% IC

tc = Crossover Time, 10% V_{clamp} to 10% IC

An enlarged portion of the inductive switching waveforms


is shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

In general, $t_{rv} + t_{fi} \approx t_c$. However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_{C} and t_{SV}) which are guaranteed at 100°C .

INDUCTIVE SWITCHING



The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.




FIGURE 13 — REVERSE BIAS SAFE OPERATING AREA

50

40

30

SUS48 — BUS48A


Vbe (off) = 5 V

TC = 100°C

I(r)B1 > 5

400

VCE, COLLECTOR-EMITTER VOLTAGE (VOLTS)



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^{o}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{o}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.


TJ(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

1000


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.


FIGURE 15 - THERMAL RESPONSE



OVERLOAD CHARACTERISTICS

FIGURE 16 – RATED OVERLOAD SAFE OPERATING AREA (OLSOA)





OLSOA

OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known.


Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

FIGURE 18 - OVERLOAD SOA TEST CIRCUIT

Notes:

- V_{CE} = V_{CC} + V_{BE}
- Adjust pulsed current source for desired IC, tp





BUS 48P BUS 48AP

SWITCHMODE II SERIES **NPN SILICON POWER TRANSISTORS**

The BUS 48P/BUS 48AP transistors are designed for highvoltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times

60 ns Inductive Fall Time - 25°C (Typ) 120 ns Inductive Crossover Time - 25°C (Typ)

Operating Temperature Range -65 to +175°C 100°C Performance Specified for: Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages

Leakage Currents (125°C)

MAXIMUM RATINGS

Rating	Symbol	BUS 48P	BUS 48AP	Unit		
Collector-Emitter Voltage	V _{CEO(sus)}	400	450	Vdc		
Collector-Emitter Voltage	VCEV	850	1000	Vdc		
Emitter Base Voltage	V _{EB}	7		7		Vdc
Collector Current ,— Continuous — Peak(1) — Overload	I _C M I _O I	1 3	Adc			
Base Current - Continuous - Peak (1)	I _B	2	Adc			
Total Power Dissipation $-$ T _C = 25°C $-$ T _C = 100°C Derate above 25°C	PD	150 75 1.0		Watts W/°C		
Operating and Storage Junction Temperature Range	T _J , T _{stg}	–65 to	°C			

THERMAL CHARACTERISTICS


Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	Р _Ө ЈС	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	ΤL	275	°C


(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.

15 AMPERES

NPN SILICON **POWER TRANSISTORS**

400 and 450 VOLTS (BVCEO) 850 - 1000 VOLTS (BVCES) 150 WATTS





- 1. BASE
- 2. COLLECTOR
- 3. EMITTER
- 4. COLLECTOR

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	20.32	21.08	0.800	0.830
В	15.49	15.90	0.610	0.626
C	4.19	5.08	0.165	0.200
D	1.02	1.65	0.040	0.065
E	1.35	1.65	0.053	0.065
G	5.21	5.72	0.205	0.225
Н	2.41	3.20	0.095	0.126
J	0.38	0.64	0.015	0.025
K	12.70	15.49	0.500	0.610
L	15.88	16.51	0.625	0.650
N	12.19	12.70	0.480	0.500
Q	3.94	4.19	0.155	0.165

CASE 340-01 TO-218AC


1-83/DSER1


ELECTRICAL CHARACTERISTICS ($T_C = 25$ °C unless otherwise noted)


Characteristic	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS (1)						
Collector-Emitter Sustaining Voltage (Table 1) $(I_C = 200 \text{ mA}, I_B = 0) \text{ L} = 25 \text{ mH}$	BUS48P BUS48AP	V _{CEO(sus)}	400 450	-	_	Vdc
Collector Cutoff Current (VCEV = Rated Value, VBE(off) = 1.5 Vdc) (VCEV = Rated Value, VBE(off) = 1.5 Vdc, TC =	125°C)	CEV	-	_ _	0.2 2.0	mAdc
Collector Cutoff Current ($V_{CE} = Rated \ V_{CEV}, R_{BE} = 10 \ \Omega$)	$T_C = 25^{\circ}C$ $T_C = 125^{\circ}C$	ICER		_	0.5 3.0	mAdc
Emitter Cutoff Current (V _{EB} = 5 Vdc, I _C = 0)		¹ EBO	_	_	0.1	mAdc
Emitter-base breakdown Voltage (I _E = 50 mA - I _C = 0)		BVEBO	7.0	_	_	Vdc
SECOND BREAKDOWN						
Second Breakdown Collector Current with Base For	ward Biased	I _{S/b}		See Figure 12		
Clamped Inductive SOA with Base Reverse Biased		RBSOA		See Figure 13		
ON CHARACTERISTICS (1)						
DC Current Gain		hFE				
(I _C = 10 Adc, V _{CE} = 5 Vdc) (I _C = 8 Adc, V _{CE} = 5 V)	BUS48 BUS48A	-	8	-	_	
Collector-Emitter Saturation Voltage	500-07	V _{CE(sat)}				Vdc
(I _C = 10 Adc, I _B = 2 Adc)		· CL(sat)		-	1.5	
(I _C = 15 Adc, I _B = 3 Adc)	BUS48P		-	_	5.0 2.0	
$(I_C = 10 \text{ Adc}, I_B = 2 \text{ Adc}, T_C = 100^{\circ}\text{C})$ $(I_C = 8 \text{ Adc}, I_B = 1.6 \text{ Adc})$			_	_	1.5	
(IC = 12 Adc, IB = 2.4 Adc)	BUS48AP		-	-	5.0	1
(I _C = 8 Adc, I _B = 1.6 Adc, T _C = 100°C)			-	-	2.0	
Base-Emitter Saturation Voltage ($I_C = 10$ Adc, $I_B = 2$ Adc) ($I_C = 10$ Adc, $I_B = 2$ Adc, $T_C = 100$ °C)	BUS48P	VBE(sat)	-	-	1.6 1.6	Vdc
(I _C = 8 Adc, I _B = 1.6 Adc) (I _C = 8 Adc, I _B = 1.6 Adc, T _C = 100°C)	BUS48AP		1 -	-	1.6 1.6	
DYNAMIC CHARACTERISTICS				•		•
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f _{test} = 100 Khz)		C _{ob}	_	_	350	pF
SWITCHING CHARACTERISTICS						
Resistive Load (Table 1)				1 1		
Delay Time		^t d		0.1	0.2	μs
Rise Time $(V_{CC} = 250 \text{ Vdc}, I_C = 10 \text{ J}_{B1} = 2.0 \text{ A}, t_D = 30 \mu\text{s},$	Α,	t _r		0.4	0.7	1
Storage Time Duty Cycle 2 , VBE(of	f) = 5 V)	t _S	-	1.3	2.0	
Fall Time		tf		0.2	0.4	
Inductive Load, Clamped (Table 1)				, ,		
Storage Time	$(T_C = 25^{\circ}C)$	t _{sv}		1.3	_	μs
Fall Time (IC(pk) = 10 A,		tfi		0.06		ļ
Storage Time I _{B1} = 2.0 A, V _{BE} (off) = 5 V,		t _{sv}		1.5	2.5	
Crossover Time VCE(c1) = 250 V)	$(T_C = 100$ °C)	t _C		0.3	0.6	<u> </u>
		tfi	_	0.17	0.35	


⁽¹⁾ Pulse Test: PW = 300 μ s, Duty Cycle \leq 2%.


DC CHARACTERISTICS
















RESISTIVE SWITCHING RBSOA AND INDUCTIVE SWITCHING V_{CEO(sus)} TURN ON TIME +10 V >-100 220 20 CONDITIONS lb2 Adjust <u>q</u> 2 dTh Admist obtain the forced he desired TURN OFF TIME 33 2• Use inductive switching driver as the input to IC = 100 mA the resistive test circuit. CIRCUIT L_{coil} = 180 μH R_{coil} = 0 05 Ω V_{CC} = 20 V V_{CC} = 250 V R_L = 83 () Pulse Width = 10 μs L_{coil} = 80 mH V_{CC} = 10 V R_{coil} = 0.7 Ω V_{clamp} = 250 V R_B adjusted to attain desired I_{B1} OUTPUT WAVEFORMS RESISTIVE TEST CIRCUIT INDUCTIVE TEST CIRCUIT t₁ Adjusted to TEST CIRCUITS TUT Lcoil (ICpk) See Above for V_{clamp} Test Equipment Scope - Tektronix 475 or Equivalent Ps = 0 -12-

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE









SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

tsv = Voltage Storage Time, 90% IB1 to 10% Vclamp

try = Voltage Rise Time, 10-90% V_{clamp}

tfi = Current Fall Time, 90 - 10% IC

tti = Current Tail, 10-2% IC

t_c = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms

is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:


P_{SWT} = 1/2 V_{CC}I_C(t_c)f


In general, $t_{rv} + t_{fi} \approx t_{c}$. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_C and t_{SV}) which are quaranteed at 100°C.

INDUCTIVE SWITCHING









The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.

FIGURE 12 – FORWARD BIAS SAFE OPERATING AREA




FIGURE 13 - REVERSE BIAS SAFE OPERATING AREA





FIGURE 14 — POWER DERATING



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

T_{J(pk)} may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.


FIGURE 15 - THERMAL RESPONSE



OVERLOAD CHARACTERISTICS

FIGURE 16 - RATED OVERLOAD SAFE OPERATING AREA






OLSOA

OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known.

Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

FIGURE 18 - OVERLOAD SOA TEST CIRCUIT





BUS 98 BUS 98A

SWITCHMODE II SERIES NPN SILICON POWER TRANSISTORS

The BUS 98 and BUS 98A transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line-operated switch-mode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times

60 ns Inductive Fall Time – 25°C (Typ) 120 ns Inductive Crossover Time – 25°C (Typ)

Operating Temperature Range - 65 to + 200°C

100°C Performance Specified for :

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltages Leakage Currents (125°C)



MAXIMUM RATINGS

Rating	Symbol	BUS 98	BUS98A	Unit
Collector-Emitter Voltage	V _{CEO(sus)}	400	450	Vdc
Collector-Emitter Voltage	VCEV	850	1000	Vdc
Emitter Base Voltage	VEB	7		Vdc
Collector Current — Continuous — Peak (1) — Overload	I _C I _{CM} I _{ol}	30 60 120		Adc
Base Current — Continuous — Peak (1)	I _B	10 30		Adc
Total Power Dissipation $-T_C = 25^{\circ}C$ $-T_C = 100^{\circ}C$ Derate above 25°C	PD	250 142 1.42		Watts W/°C
Operating and Storage Junction Temperature Range	T _J , T _{stg}	– 65 t	o + 200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	ReJC	0.7	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.


30 AMPERES NPN SILICON POWER TRANSISTORS

400 AND 450 VOLTS (BVCEO) 250 WATTS 850 - 1000 V (BVCES)

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data – representing device characteristics boundaries – are given to facilitate "worst case" design.





1-83/DSER1

ELECTRICAL CHARACTERISTICS (TC = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit			
OFF CHARACTERISTICS (1)								
Collector-Emitter Sustaining Voltage (Table 1) $ (I_C = 200 \text{ mA}, I_B = 0) \qquad L = 25 \text{ mH} \\ \text{BUS98} \\ \text{BUS98A} $	VCEO(sus)	400 450			Vdc			
Collector Cutoff Current (VCEV = Rated Value, VBE(off) = 1.5 Vdc) (VCEV = Rated Value, VBE(off) = 1.5 Vdc, TC = 125°C)	ICEV	-	_	0.4 4.0	mAdo			
Collector Cutoff Current $(V_{CE} = Rated \ V_{CEV}, \ R_{BE} = 10 \ \Omega) \\ T_{C} = 25 \ ^{\circ}C \\ T_{C} = 125 \ ^{\circ}C$	ICER	-	_	1.0 6.0	mAde			
Emitter Cutoff Current (V _{EB} = 5 Vdc, I _C = 0)	1 _{EBO}			0.2	mAdo			
Emitter-base breakdown Voltage ($I_E = 100 \text{ mA} - I_C = 0$)	VEBO	7.0			Vdc			

SECOND BREAKDOWN

Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 12	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 13	

ON CHARACTERISTICS(1)

DC Current Gain $(I_C = 20 \text{ Adc}, V_{CE} = 5 \text{ Vdc})$ $(I_C = 16 \text{ Adc}, V_{CE} = 5 \text{ V})$	BUS98 BUS98A	hFE	8	_	-	_
Collector-Emitter Saturation Voltage (I _C = 20 Adc, I _B = 4 Adc) (I _C = 30 Adc, I _B = 8 Adc) (I _C = 20 Adc, I _B = 4 Adc, T _C = 100°C)	BUS98	VCE(sat)	_ _ _	- - -	1.5 3.5 2.0	Vdc
(I _C = 16 Adc, I _B = 3.2 Adc) (I _C = 24 Adc, I _B = 5 Adc) (I _C = 16 Adc, I _B = 3.2 Adc, T _C = 100°C)	BUS98A		- - -	- - -	1.5 5.0 2.0	
Base-Emitter Saturation Voltage (I _C = 20 Adc, I _B = 4 Adc) (I _C = 20 Adc, I _B = 4 Adc, $T_c = 100$ °C)	BUS98	VBE(sat)	_		1.6 1.6	Vdc
$(I_C = 16 \text{ Adc}, I_B = 3.2 \text{ Adc})$ $(I_C = 16 \text{ Adc}, I_B = 3.2 \text{ Adc}, T_C = 100^{\circ}\text{C})$	BUS98A		_ _	_ _	1.6 1.6	

DYNAMIC CHARACTERISTICS

Output Capacitance	Cob	Γ	I		ρF
$(V_{CB} = 10 \text{ Vdc}, I_E = 0, f_{test} = 100 \text{ khz})$	Сор	-	-	700	pr

SWITCHING CHARACTERISTICS Resistive Load (Table 1)


Delay Time	(V _{CC} = 250 Vdc, I _C = 20A,	t _d	_	0.1	0.2	μs
Rise Time	$l_{P,1} = 4.0 \text{ A}$ to $= 30 \text{ us}$	t _r	_	0.4	0.7	
	Duty Cycle < 2%, VBE(off) = 5 V) (for BUS98A : IC = 16A, Ib1 = 3.2A)	t _s	-	1.55	2.3	1
Fall Time	(16) Debb(() (C = 10A, 1b) = 3.2A)	tf	-	0.2	0.4	


Inductive Load, Clamped (Table 1)


Storage Time	C(pk) = 20A		(T _C = 25°C)	t _{sv}	-	1.55	_	μs
Fall Time	1 _{b1} = 4A	(BUS98)	(1C = 25 C)	t _{fi}	_	0.06		
Storage Time	V _{BE(off)} = 5 V, V _{CE(c1)} = 250 V)			t _{sv}	_	1.8	2.8	
Crossover Time	$I_{C(pk)} = 16A_1$	(BUS98A)	(T _C = 100°C)	t _C	-	0.3	0.6	
Fall Time	IB ₁ = 3.2A	(00336A)		t _{fi}	-	0.17	0.35	


⁽¹⁾ Pulse Test : PW = 300 μ s, Duty Cycle $\leq 2\%$.


DC CHARACTERISTICS
















V_{CEO(sus)} RBSOA AND INDUCTIVE SWITCHING RESISTIVE SWITCHING - VC1 ADJUST VC1 TO OBTAIN DESIRED IB1 BD361A BUV20 TURN ON TIME BD362A 20 INPUT BUV20 obtain the forced hee desired ADJUST VC2 TURN OFF TIME PW Varied to Attain TO OBTAIN Use inductive switching C = 100 mA DESIRED IB2 driver as the input to the resistive test circuit L_{coil} = 25 mH V_{CC} = 10 V R_{coil} = 0.7 Ω L_{coil} 180 μH R_{coil} : 0 05 Ω V_{CC} : 20 V v_{CC} = 250 v V_{clamp} - 250 V Pulse Width = 10 µs INDUCTIVE TEST CIRCUIT OUTPUT WAVEFORMS RESISTIVE TEST CIRCUIT t₁ Adjusted to Obtain Ic TEST CIRCUITS TUT vcc Vсс Input Lcoil (ICpk) See Above for V_{clamp} **Detailed Conditions** V_{clamp} Test Equipment Scope - Tektronix 475 or Equivalent

TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE





84

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

tsv = Voltage Storage Time, 90% IB1 to 10% Vclamp

try = Voltage Rise Time, 10-90% Vclamp

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

t_C = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the inductive switching waveforms


is shown in Figure 7 to aid in the visual identity of these terms


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:


In general, $t_{rv} + t_{fi} \cong t_c$. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds $(t_{\text{C}}$ and $t_{\text{SV}})$ which are quaranteed at 100°C .

INDUCTIVE SWITCHING











The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.



VCE, COLLECTOR-EMITTER VOLTAGE (VOLTS)



SAFE OPERATING AREA INFORMATION

FORWARD BIAS


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25^{\circ}C$. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

TJ(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


REVERSE BIAS


For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.



OVERLOAD CHARACTERISTICS

FIGURE 16 - RATED OVERLOAD SAFE OPERATING AREA





OLSOA

OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known.

Maximum allowable collector-emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

OLSOA is measured in a common-base circuit (Figure 18) which allows precise definition of collector-emitter voltage and collector current. This is the same circuit that is used to measure forward-bias safe operating area.

FIGURE 18 - OVERLOAD SOA TEST CIRCUIT

Notes:

- V_{CE} = V_{CC} + V_{BE}
- Adjust pulsed current source for desired I_C, t₀

