

August 1991

Features

- 3.8A and 3.3A, 250V - 275V
- $r_{DS(on)} = 1.1\Omega$ and 1.5Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 250/275V DC Rating - 120V AC Line System Operation


Description

The IRF624, IRF625, IRF626, and IRF627 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRF-types are supplied in the JEDEC TO-220AB plastic package.


Package

TO-220AB
TOP VIEW



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF624	IRF625	IRF626	IRF627	UNITS
Drain-Source Voltage (1)	V_{DS} 250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 3.8	3.3	3.8	3.3	A
$T_C = +100^\circ\text{C}$	I_D 2.4	2.1	2.4	2.1	A
Pulsed Drain Current (3)	I_{DM} 15	13	15	13	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 40	40	40	40	W
Linear Derating Factor	0.32	0.32	0.32	0.32	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{AS} 120	120	120	120	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 13.6\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 3.8\text{A}$. See Figures 14 & 15.

Specifications IRF624, IRF625, IRF626, IRF627

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF624, IRF626	BV _{DSS}	V _{GS} = 0V, I _D = 250 μ A	275	-	-	V
IRF625, IRF627			250	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} = V _{GS} , I _D = 250 μ A	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	V _{GS} = 20V	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	V _{GS} = -20V	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = Max Rating, V _{GS} = 0V	-	-	250	μ A
		V _{DS} = Max Rating x 0.8, V _{GS} = 0V, T _J = +125 $^\circ$ C	-	-	1000	μ A
On-State Drain Current (Note 2) IRF624, IRF626	I _{D(ON)}	V _{DS} > I _{D(ON)} x r _{DS(ON)} Max, V _{GS} = 10V	3.8	-	-	A
			3.3	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF624, IRF626	r _{DS(ON)}	V _{GS} = 10V, I _D = 1.4A	-	0.8	1.1	Ω
			-	1.05	1.5	Ω
Forward Transconductance (Note 2)	g _{fs}	V _{DS} = 2 x V _{GS} , I _{DS} = 1.9A	1.4	2.1	-	S(1)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V, f = 1.0MHz	-	340	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	110	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	32	-	pF
Turn-On Delay Time	t _{d(ON)}	V _{DD} = 125V, I _D = 3.8A, R _G = 18 Ω	-	11	17	ns
Rise Time	t _r	See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	24	36	ns
Turn-Off Delay Time	t _{d(OFF)}		-	21	32	ns
Fall Time	t _f		-	13	20	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	V _{GS} = 10V, I _D = 3.8A, V _{DS} = 0.8 Max Rating. See Figure 17 for test circuit.	-	15	22	nC
Gate-Source Charge	Q _{gs}	(Gate charge is essentially independent of operating temperature.)	-	4.0	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	7.2	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of center of die.	-	4.5	-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
Junction-to-Case	R θ JC		-	-	3.12	$^\circ\text{C/W}$
Case-to-Sink	R θ CS	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R θ JA	Free air operation	-	-	80	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junc. rectifier.	-	-	3.8	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	15	A
Diode Forward Voltage (Note 2)	V _{SD}	T _J = +25 $^\circ$ C, I _S = 3.8A, V _{GS} = 0V	-	-	1.8	V
Reverse Recovery Time	t _{rr}	T _J = +25 $^\circ$ C, I _F = 3.8A, dI _F /dt = 100A/ μ s	81	180	370	ns
Reverse Recovered Charge	Q _{RR}	T _J = +25 $^\circ$ C, I _F = 3.8A, dI _F /dt = 100A/ μ s	0.44	0.93	2.0	μ C
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. T_J = +25 $^\circ$ C to +150 $^\circ$ C

2. Pulse Test: Pulse width $\leq$ 300 μ s, Duty Cycle $\leq$ 2%

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. V_{DD} = 20V, starting T_J = +25 $^\circ$ C, L = 3.37mH, R_{GS} = 50 Ω , I_{PEAK} = 9A. See Figure 15.

4

N-CHANNEL
POWER MOSFETS

IRF624, IRF625, IRF626, IRF627




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics









Fig. 4 — Maximum Safe Operating Area






Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14 — Unclamped Energy Test Circuit




Fig. 15 — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

Features


- 8.1A and 6.5A, 250V – 275V
- $r_{DS(on)} = 0.45\Omega$ and 0.68Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275/250V DC Rating – 120V AC Line System Operation

Description

The IRF634, IRF635, IRF636, and IRF637 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified


	IRF634	IRF635	IRF636	IRF637	UNITS	
Drain-Source Voltage (1)	V_{DS}	250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR}	250	250	275	275	V
Continuous Drain Current						
$T_C = +25^{\circ}C$	I_D	8.1	6.5	8.1	6.5	A
$T_C = +100^{\circ}C$	I_D	5.1	4.1	5.1	4.1	A
Pulsed Drain Current (3)	I_{DM}	32	26	32	26	A
Gate-Source Voltage	V_{GS}	± 20	± 20	± 20	± 20	V
Maximum Power Dissipation						
$T_C = +25^{\circ}C$	P_D	75	75	75	75	W
Linear Derating Factor		0.6	0.6	0.6	0.6	W/ $^{\circ}C$
Single Pulse Avalanche Energy Rating (4)	E_{AS}	180	180	180	180	mJ
Operating and Storage Junction	T_J, T_{STG}	-55 to +150	-55 to +150	-55 to +150	-55 to +150	$^{\circ}C$
Temperature Range						
Maximum Lead Temperature for Soldering	T_L	300	300	300	300	$^{\circ}C$
(0.063" (1.6mm) from case for 10s)						

NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).
4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 8.1\text{A}$. See Figures 14 & 15.

Specifications IRF634, IRF635, IRF636, IRF637

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF636, IRF637	BV_{DSS}	$V_{GS} = 0V, I_D = -250\mu A$	275	-	-	V
IRF634, IRF635			250	-	-	V
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS} = V_{GS}, I_D = -250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I_{GSS}	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I_{GSS}	$V_{GS} = 20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRF634, IRF636	$I_{D(ON)}$	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	8.1	-	-	A
			6.5	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF634, IRF636	$r_{DS(ON)}$	$V_{GS} = 10V, I_D = 4.1A$	-	0.32	0.45	Ω
			-	0.48	0.68	Ω
IRF635, IRF637						
Forward Transconductance (Note 2)	g_{fs}	$V_{DS} = 2 \times V_{GS} 0V, I_D = 4.1A$	2.9	4.3	-	S(Ω)
Input Capacitance	C_{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$ See Figure 10	-	600	-	pF
Output Capacitance	C_{OSS}		-	180	-	pF
Reverse Transfer Capacitance	C_{RSS}		-	52	-	pF
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 125V, I_D \approx 8.1A, R_G = 12\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	9.1	14	ns
Rise Time	t_r		-	23	35	ns
Turn-Off Delay Time	$t_{d(OFF)}$		-	31	47	ns
Fall Time	t_f		-	19	29	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q_g	$V_{GS} = 10V, I_D = 8.1A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	24	35	nC
Gate-Source Charge	Q_{gs}		-	5.1	-	nC
Gate-Drain ("Miller") Charge	Q_{gd}		-	12	-	nC
Internal Drain Inductance	L_D	Measured between the contact screw on header that is closer to source and gate pins and center of die.	-	4.5	-	nH
Internal Source Inductance	L_S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.	-	7.5	-	nH
			Modified MOSFET symbol showing the internal device inductances. 			
Junction-to-Case	$R_{\theta JC}$		-	-	1.67	$^\circ\text{C/W}$
Case-to-Sink	$R_{\theta CS}$	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	$R_{\theta JA}$	Free air operation	-	-	80	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I_S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	8.1	A
Pulse Source Current (Body Diode) (Note 3)	I_{SM}		-	-	32	A
Diode Forward Voltage (Note 2)	V_{SD}	$T_J = +25^\circ\text{C}, I_S = 8.1A, V_{GS} = 0V$	-	-	2.0	V
Reverse Recovery Time	t_{rr}	$T_J = +25^\circ\text{C}, I_F = 8.1A, dI_F/dt = 100A/\mu s$	92	180	390	ns
Reverse Recovered Charge	Q_{RR}	$T_J = +25^\circ\text{C}, I_F = 8.1A, dI_F/dt = 100A/\mu s$	0.63	1.3	2.7	μC
Forward Turn-on Time	t_{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$,
Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$,
 $R_{GS} = 25\Omega$, $I_{PEAK} = 8.1A$
(See Figures 14 & 15)




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature

IRF634, IRF635, IRF636, IRF637




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage




Fig. 12 — Typical On-Resistance Vs. Drain Current




Fig. 13 — Maximum Drain Current Vs. Case Temperature




Fig. 14 — Unclamped Energy Test Circuit




Fig. 15 — Unclamped Energy Waveforms




Fig. 16 — Switching Time Test Circuit




Fig. 17 — Gate Charge Test Circuit

August 1991

Features


- 13A and 14A, 250V – 275V
- $r_{DS(on)} = 0.28\Omega$ and 0.34Ω
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- 275/250V DC Rating – 120V AC Line System Operation

Description

The IRF644, IRF645, IRF646, and IRF647 are advanced power MOSFETs designed, tested and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The IRF-types are supplied in the JEDEC TO-220AB plastic package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	IRF644	IRF645	IRF646	IRF647	UNITS
Drain-Source Voltage (1)	V_{DS} 250	250	275	275	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) (1)	V_{DGR} 250	250	275	275	V
Continuous Drain Current					
$T_C = +25^\circ\text{C}$	I_D 14	13	14	13	A
$T_C = +100^\circ\text{C}$	I_D 8.8	8.0	8.8	8.0	A
Pulsed Drain Current (3)	I_{DM} 56	52	56	52	A
Gate-Source Voltage	V_{GS} ± 20	± 20	± 20	± 20	V
Maximum Power Dissipation					
$T_C = +25^\circ\text{C}$	P_D 125	125	125	125	W
Linear Derating Factor	1.0	1.0	1.0	1.0	W/ $^\circ\text{C}$
Single Pulse Avalanche Energy Rating (4)	E_{AS} 550	550	550	550	mJ
Operating and Storage Junction	T_J, T_{STG} -55 to +150	-55 to +150	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range					
Maximum Lead Temperature for Soldering	T_L 300	300	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)					


NOTES:

1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$
2. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
3. Repetitive rating: Pulse width limited by maximum junction temperature. See Transient Thermal Impedance Curve (Figure 5).

4. $V_{DD} = 50\text{V}$, starting $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$, $R_{GS} = 25\Omega$, $I_{PEAK} = 14\text{A}$. See Figures 14 & 15.

Specifications IRF644, IRF645, IRF646, IRF647

Electrical Characteristics $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRF646, IRF647	BV _{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	275	-	-	V
IRF644, IRF645			250	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{DS} = V_{GS}, I_D = -250\mu A$	2.0	-	4.0	V
Gate-Source Leakage Forward	I _{GSS}	$V_{GS} = 20V$	-	-	500	nA
Gate-Source Leakage Reverse	I _{GSS}	$V_{GS} = 20V$	-	-	-500	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = \text{Max Rating}, V_{GS} = 0V$	-	-	250	μA
		$V_{DS} = \text{Max Rating} \times 0.8, V_{GS} = 0V, T_J = +125^\circ\text{C}$	-	-	1000	μA
On-State Drain Current (Note 2) IRF644, IRF646	I _{D(ON)}	$V_{DS} > I_{D(ON)} \times r_{DS(ON)} \text{ Max}, V_{GS} = 10V$	14	-	-	A
			13	-	-	A
Static Drain-Source On-State Resistance (Note 2) IRF644, IRF646	r _{DS(ON)}	$V_{GS} = 10V, I_D = 8A$	-	0.20	0.28	Ω
			-	0.28	0.34	Ω
IRF645, IRF647						
Forward Transconductance (Note 2)	g _{fs}	$V_{DS} \geq 50V, I_D = 8A$	6.7	10	-	S()
Input Capacitance	C _{ISS}	$V_{GS} = 0V, V_{DS} = 25V, f = 1.0\text{MHz}$	-	1300	-	pF
Output Capacitance	C _{OSS}	See Figure 10	-	320	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	69	-	pF
Turn-On Delay Time	t _{d(ON)}	$V_{DD} = 125V, I_D = 14A, R_G = 9.1\Omega$ See Figure 16. (MOSFET switching times are essentially independent of operating temperature)	-	16	24	ns
Rise Time	t _r		-	67	100	ns
Turn-Off Delay Time	t _{d(OFF)}		-	53	80	ns
Fall Time	t _f		-	49	74	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q _g	$V_{GS} = 10V, I_D = 14A, V_{DS} = 0.8 \text{ Max Rating}$. See Figure 17 for test circuit. (Gate charge is essentially independent of operating temperature.)	-	39	59	nC
Gate-Source Charge	Q _{gs}		-	6.6	-	nC
Gate-Drain ("Miller") Charge	Q _{gd}		-	20	-	nC
Internal Drain Inductance	L _D	Measured between the contact screw on header that is closer to source and gate pins and center of die.			-	nH
Internal Source Inductance	L _S	Measured from the source lead, 6mm (0.25") from header and source bonding pad.			-	nH
Junction-to-Case	R _{θJC}		-	-	1.0	$^\circ\text{C/W}$
Case-to-Sink	R _{θCS}	Mounting surface flat, smooth and greased	-	0.5	-	$^\circ\text{C/W}$
Junction-to-Ambient	R _{θJA}	Free air operation	-	-	80	$^\circ\text{C/W}$

Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I _S	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	14	A
Pulse Source Current (Body Diode) (Note 3)	I _{SM}		-	-	56	A
Diode Forward Voltage (Note 2)	V _{SD}	$T_J = +25^\circ\text{C}, I_S = 14A, V_{GS} = 0V$	-	-	1.8	V
Reverse Recovery Time	t _{rr}	$T_J = +25^\circ\text{C}, I_F = 14A, dI_F/dt = 100A/\mu s$	150	300	640	ns
Reverse Recovered Charge	Q _{RR}	$T_J = +25^\circ\text{C}, I_F = 14A, dI_F/dt = 100A/\mu s$	1.6	3.4	7.2	μC
Forward Turn-on Time	t _{ON}	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .	-	-	-	-

NOTES: 1. $T_J = +25^\circ\text{C}$ to $+150^\circ\text{C}$

2. Pulse Test: Pulse width $\leq 300\mu s$,
Duty Cycle $\leq 2\%$

3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)

4. $V_{DD} = 50V$, Start $T_J = +25^\circ\text{C}$, $L = 4.5\text{mH}$,
 $R_{GS} = 25\Omega$, $I_{PEAK} = 14A$
(See Figures 14 & 15)

IRF644, IRF645, IRF646, IRF647




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area




Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




Fig. 6 — Typical Transconductance Vs. Drain Current




Fig. 7 — Typical Source-Drain Diode Forward Voltage




Fig. 8 — Breakdown Voltage Vs. Temperature




Fig. 9 — Normalized On-Resistance Vs. Temperature




Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage




Fig. 11 — Typical Gate Charge Vs. Gate-to-Source Voltage




Figure 12 — Typical On Resistance Vs. Drain Current




Figure 13 — Maximum Drain Current Vs. Case Temperature




Figure 14 — Unclamped Energy Test Circuit




Figure 15 — Unclamped Energy Waveforms




Figure 16 — Switching Time Test Circuit




Figure 17 — Gate Charge Test Circuit