

Monolithic Dual Cascoded N-Channel JFET General Purpose Amplifier

calogic
CORPORATION

IT500 - IT505


GENERAL DESCRIPTION

A low noise, low leakage FET that employs a cascode structure to accomplish very low I_g at high voltage levels, while giving high transconductance and very high common-mode rejection ratio.

FEATURES


- $C_{MRR} > 120\text{dB}$
- $I_g < 5\text{pA}$ @ 50V_D
- $C_{rss} < 0.5\text{pF}$
- $g_{os} > 0.25\mu\text{s}$

PIN CONFIGURATION



6028

SCHEMATIC DIAGRAM



0280

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

	One Side	Both Sides
Power Dissipation (Note 3)	250mW	500mW
Derate above 25°C	3.8mW/ $^\circ\text{C}$	7.7mW/ $^\circ\text{C}$

NOTE 1. Per transistor.

NOTE 2. Due to the non-symmetrical structure of these devices, the drain and source ARE NOT interchangeable.

NOTE 3. @ 85°C free air temp.

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING INFORMATION

Part	Package	Temperature Range
IT500	Hermetic TO-71	-55 $^\circ\text{C}$ to +150 $^\circ\text{C}$
IT501	Hermetic TO-71	-55 $^\circ\text{C}$ to +150 $^\circ\text{C}$
IT502	Hermetic TO-71	-55 $^\circ\text{C}$ to +150 $^\circ\text{C}$
IT503	Hermetic TO-71	-55 $^\circ\text{C}$ to +150 $^\circ\text{C}$
IT504	Hermetic TO-71	-55 $^\circ\text{C}$ to +150 $^\circ\text{C}$
IT505	Hermetic TO-71	-55 $^\circ\text{C}$ to +150 $^\circ\text{C}$
XIT505	Sorted Chips in Carriers	-55 $^\circ\text{C}$ to +150 $^\circ\text{C}$

ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise specified)

SYMBOL	PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS	
I _{SS}	Gate Reverse Current		-100	pA	V _{GS} = -20V, V _{DS} = 0, TA = 125°C	
			-5	nA		
BV _{GSS}	Gate-Source Breakdown Voltage	-50		V	I _G = -1μA, V _{DS} = 0	
V _{GSOFF}	Gate-Source Cutoff Voltage	-0.7	-4		V _{DS} = 20V, I _D = 1nA	
V _{GS}	Gate-Source Voltage	-0.2	-3.8			
I _G	Gate Operating Current		-5	pA	V _{DG} = 35V, I _D = 200μA, TA = 125°C	
			-5	nA		
I _{DS}	Saturation Drain Current (Note 1)	0.7	7	mA	V _{DS} = 20V, V _{GS} = 0	
g _{fs}	Common-Source Forward Transconductance (Note 1)	1000	4000	μs	V _{DS} = 20V, V _{GS} = 0	f = 1kHz
g _{fs}	Common-Source Forward Transconductance (Note 1)	500	1600		V _{DG} = 20V, I _D = 200μA	
g _{os}	Common-Source Output Conductance		1		V _{DS} = 20V, V _{GS} = 0	
g _{os}	Common-Source Output Conductance		0.025		V _{DS} = 20V, I _D = 200μA	
C _{g1g2}	Gate to Gate Capacitance (Note 4)		3.5	pF	V _{G1} = V _{G2} = 10V	f = 1MHz
C _{iss}	Common-Source Input Capacitance (Note 4)		7	pF		
C _{rss}	Common-Source Reverse Transfer Capacitance (Note 3, 4)		0.5			
NF	Spot Noise Figure (Note 4)		0.5	dB	V _{DS} = 20V, V _{GS} = 0	
-e _n	Equivalent Input Noise Voltage (Note 4)		50	μV	f = 100Hz, R _G = 10MΩ	f = 10Hz
			15	√Hz		
						f = 1kHz

Small Signal
Discretes

SYMBOL	PARAMETER	IT500		IT501		IT502		IT503		IT504		IT505		UNITS	TEST CONDITIONS
		MIN	MAX	MIN	MAX										
I _{G1} -I _{G2}	Differential Gate Current	5	5	5	5	5	5	10	15	nA	V _{DG} = 20V, I _D = 200μA, TA = 125°C				
I _{DSS1} /I _{DSS2}	Saturation Drain Current Ratio (Note 1)	0.95	1	0.95	1	0.95	1	0.90	1	0.85	1			V _{DS} = 20V, V _{GS} = 0	
g _{fs1} /g _{fs2}	Transconductance Ratio (Note 1)	0.97	1	0.97	1	0.95	1	0.95	1	0.85	1				f = 1kHz
V _{GS1} -V _{GS2}	Differential Gate-Source Voltage	5	5	5	10	15	25	50	mV						
ΔV _{GS1} -V _{GS2}	Gate-Source Differential Voltage	5	10	20	40	100	200							V _{DG} = 20V I _D = 200μA	T _A = 25°C T _B = 125°C
	Change with Temp. (Note 2, 4)	5	10	20	40	100	200								T _A = -55°C T _B = 25°C
C _{MRR} (Note 5)	Common Mode Rejection Ratio (Note 4)	120	120	120	120	120	120	120	120	dB	ΔV _{DD} = 10V, I _D = 200μA				

NOTES: 1. Pulse test required, pulselwidth = 300μs, duty cycle ≤3%.

2. Measured at end points, T_A and T_B.

3. With case guarded C_{rss} is typically <0.15pF.

4. For design reference only, not 100% tested.

5. CMRR = 20 log₁₀ΔV_{DD} / Δ[V_{GS1} - V_{GS2}], ΔV_{DD} = 10/ -20V.

TYPICAL PERFORMANCE CHARACTERISTICS

