

## FEATURES

- High speed, high current switching
- Current sharing capability when paralleled
- Directly interface to CMOS, DTL, TTL logic
- simple DC biasing
- Extended safe operating area
- Inherently temperature stable

## APPLICATIONS

- Switching power supplies
- DC to DC inverters
- CMOS and TTL to high current interface
- Line drivers
- Logic buffers
- Pulse amplifiers

## ABSOLUTE MAXIMUM RATINGS

(25°C unless otherwise noted)

Drain-source Voltage

IVN6657 ..... 60V

IVN6658 ..... 90V

Continuous Drain Current (see note 1) ..... 2.4A

Peak Drain Current (see note 2) ..... 3.0A

Continuous Forward Gate Current ..... 2.0mA

Peak-gate Forward Current ..... 100mA

Peak-gate Reverse Current ..... 100mA

Gate-source Forward (Zener) Voltage ..... +15V

Gate-source Reverse (Zener) Voltage ..... -0.3V

Thermal Resistance, Junction to Case ..... 5.0°C/W

Continuous Device Dissipation at (or below)

25°C Case Temperature ..... 25W

Linear Derating Factor ..... 200mW/°C

Operating Junction

Temperature Range ..... -55 to +150°C

Storage Temperature Range ..... -55 to +150°C

Lead Temperature


(1/16 in. from case for 10 sec) ..... +300°C

Note 1. T<sub>c</sub> = 25°C; controlled by typical R<sub>DSON</sub> and maximum

power dissipation.

Note 2. Pulse width 80μsec, duty cycle 1.0%.


## SCHEMATIC DIAGRAM



Body internally connected to source.  
 Drain common to case.

## PACKAGE DIMENSIONS

PKG: JEDEC TO-3



Dimensions shown in inches and (mm).

# IVN6657, IVN6658


\*ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

CHARACTERISTIC		IVN6657			IVN6658			UNIT	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
S T A T I C	BVdss Drain Source Breakdown	60			90			V	V <sub>GS</sub> = 0, I <sub>D</sub> = 10 μA
		80			90				V <sub>GS</sub> = 0, I <sub>D</sub> = 2.5 mA
	V <sub>GS(th)</sub> Gate Threshold Voltage	0.8		2.0	0.8		2.0		V <sub>DSS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1 mA
	IGSS Gate-Body Leakage		0.5	100		0.5	100	nA	V <sub>GS</sub> = 15V, V <sub>DSS</sub> = 0
				500			500		V <sub>GS</sub> = 15V, V <sub>DSS</sub> = 0, T <sub>A</sub> = 125°C (Note 2)
				10			10		V <sub>DSS</sub> = Max. Rating, V <sub>GS</sub> = 0
	I <sub>DSS</sub> Zero Gate Voltage Drain Current			500			500	μA	V <sub>DSS</sub> = 0.80 Max. Rating, V <sub>GS</sub> = 0, T <sub>A</sub> = 125°C (Note 2)
				100			100		V <sub>DSS</sub> = 25V, V <sub>GS</sub> = 0
		I <sub>D(on)</sub> ON-State Drain Current	1.0	2	1.0	2		A	V <sub>DSS</sub> = 25V, V <sub>GS</sub> = 10V
D Y N A M I C		0.3			0.4				V <sub>GS</sub> = 5V, I <sub>D</sub> = 0.1 Amp
	V <sub>DSS(on)</sub> Drain-Source Saturation Voltage	1.0	1.5		1.1	1.6		V	V <sub>GS</sub> = 5V, I <sub>D</sub> = 0.3 Amp
		0.9			1.3				V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.5 Amp
		2.2	3.0		2.2	4.0			V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0 Amp
	r <sub>DSS(on)</sub> Static Drain-Source ON-State Resistance		2.2	3.0		2.2	4.0	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0 Amp
	r <sub>D(on)</sub> Small-Signal Drain-Source ON-State Resistance	2.2	3.0		2.2	4.0			V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0, f = 1kHz
	f <sub>gs</sub> Forward Transconductance	170	250		170	250		mT	V <sub>DSS</sub> = 24V, I <sub>D</sub> = 0.5 Amp
	C <sub>iss</sub> Input Capacitance		50			50		pF	V <sub>GS</sub> = 0, V <sub>DSS</sub> = 24V, f = 1.0MHz
	C <sub>ds</sub> Drain-Source Capacitance		40			40			V <sub>GS</sub> = 0, V <sub>DSS</sub> = 24V, f = 1.0MHz
	C <sub>rss</sub> Reverse Transfer Capacitance		10			10			V <sub>GS</sub> = 0, V <sub>DSS</sub> = 0, f = 1.0MHz
	t <sub>d(on)</sub> Turn-ON Delay Time	2	5		2	5		ns	
	t <sub>r</sub> Rise Time	2	5		2	5			
	t <sub>d(off)</sub> Turn-OFF Delay Time	2	5		2	5			
	t <sub>f</sub> Fall Time	2	5		2	5			


Note 1. Pulse test — 80μsec pulse, 1% duty cycle.

Note 2. Sample test.

## THERMAL RESPONSE




## POWER DISSIPATION vs CASE TEMPERATURE



## DC SAFE OPERATING REGION

T<sub>C</sub> = 25°C



# INTERSIL

## IVN6660, IVN6661 n-Channel Enhancement-mode VMOS Power FETs

REPLACEMENTS FOR 2N6660, 2N6661

### FEATURES

- High speed, high current switching
- Current sharing capability when paralleled
- Directly interface to CMOS, DTL, TTL logic
- simple DC biasing
- Extended safe operating area
- Inherently temperature stable

### APPLICATIONS

- Switching power supplies
- DC to DC inverters
- CMOS and TTL to high current interface
- Line drivers
- Logic buffers
- Pulse amplifiers

### ABSOLUTE MAXIMUM RATINGS

(25°C unless otherwise noted)

Drain-source Voltage

IVN6660 .....	60V
IVN6661 .....	90V

Drain-gate Voltage

IVN6660 .....	60V
IVN6661 .....	90V

Continuous Drain Current (see note 1) .....

Peak Drain Current (see note 2) .....

Continuous Forward Gate Current .....

Peak-gate Forward Current .....

Peak-gate Reverse Current .....

Gate-source Forward (Zener) Voltage .....

Gate-source Reverse (Zener) Voltage .....

Thermal Resistance, Junction to Case .....

Continuous Device Dissipation at (or below)

25°C Case Temperature .....

Linear Derating Factor .....

Operating Junction

Temperature Range .....

Storage Temperature Range .....


Lead Temperature

(1/16 in. from case for 10 sec) .....

Note 1. T<sub>c</sub> = 25°C; controlled by typical R<sub>DS(on)</sub> and maximum power dissipation.

Note 2. Pulse width 80μsec, duty cycle 1.0%.


### SCHEMATIC DIAGRAM



Body Internally connected to source.  
Drain common to case.

### PACKAGE DIMENSIONS

PKG: JEDEC TO-39



Dimensions shown in Inches and (mm).

# IVN6660, IVN6661


ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

CHARACTERISTIC			IVN6660		IVN6661		UNIT	TEST CONDITIONS		
			MIN	TYP	MAX	MIN	TYP	MAX		
S T A T I C	BV <sub>DSS</sub>	Drain Source Breakdown	60			90			V	V <sub>GS</sub> = 0, I <sub>D</sub> = 10 μA
	V <sub>GSIH</sub>	Gate Threshold Voltage	0.8		2.0	0.8		2.0		V <sub>GS</sub> = 0, I <sub>D</sub> = 2.5 mA
	I <sub>GSS</sub>	Gate-Body Leakage		0.5	100		0.5	100	nA	V <sub>GS</sub> = 15V, V <sub>DS</sub> = 0
					500			500		V <sub>GS</sub> = 15V, V <sub>DS</sub> = 0, T <sub>A</sub> = 125°C (Note 2)
	I <sub>DSS</sub>	Zero Gate Voltage Drain Current			10			10	μA	V <sub>DS</sub> = Max. Rating, V <sub>GS</sub> = 0
					500			500		V <sub>DS</sub> = 0.80 Max. Rating, V <sub>GS</sub> = 0, T <sub>A</sub> = 125°C (Note 2)
	I <sub>D(on)</sub>	ON-State Drain Current	1.0	2		1.0	2		nA	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0
					0.3			0.4		V <sub>DS</sub> = 25V, I <sub>D</sub> = 0.1 Amp
	V <sub>DSON</sub>	Drain-Source Saturation Voltage		1.0	1.5		1.1	1.6	V	V <sub>GS</sub> = 5V, I <sub>D</sub> = 0.3 Amp
				0.9			1.3			V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.5 Amp
	r <sub>DSON</sub>	Static Drain-Source ON-State Resistance		2.2	3.0		2.2	4.0	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0 Amp
	r <sub>dson</sub>	Small-Signal Drain-Source ON-State Resistance		2.2	3.0		2.2	4.0		V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0, f = 1kHz
	g <sub>F</sub>	Forward Transconductance	170	250		170	250		mU	V <sub>DS</sub> = 24V, I <sub>D</sub> = 0.5 Amp
D Y N A M 	C <sub>iss</sub>	Input Capacitance		50			50		pF	V <sub>GS</sub> = 0, V <sub>DS</sub> = 25V, f = 1.0MHz
	C <sub>ds</sub>	Drain-Source Capacitance		40			40			V <sub>GS</sub> = 0, V <sub>DS</sub> = 24V, f = 1.0MHz
	C <sub>rss</sub>	Reverse Transfer Capacitance		10			10			V <sub>GS</sub> = 0, V <sub>DS</sub> = 0, f = 1.0MHz
	t <sub>d(on)</sub>	Turn-ON Delay Time	2	5		2	5		ns	
	t <sub>r</sub>	Rise Time	2	5		2	5			
	t <sub>d(off)</sub>	Turn-OFF Delay Time	2	5		2	5			
	t <sub>f</sub>	Fall Time	2	5		2	5			


Note 1. Pulse test — 80μsec pulse, 1% duty cycle.

Note 2. Sample test.

## THERMAL RESPONSE



## POWER DISSIPATION vs CASE OR AMBIENT TEMPERATURE



## DC SAFE OPERATING REGION $T_C = 25^\circ C$

