

PLESSEY Semiconductors

emiconductors MOS

ML100 Series MOS Transistors

ML101A & B MOS TRANSISTOR ML102A & B MATCHED PAIR OF MOS TRANSISTORS

The ML101 is a single p-channel enhancement mode MOS transistor, incorporating a gate protection diode to obviate the need for special care in handling. It lacks, therefore, the extremely high input impedance of devices without this protection, such as the MT101.

The ML101A and B are both available in TO-18.

The ML102 is a matched pair of devices, similar to the ML101. The ML102A and B are both available in TO-5




Fig. 1 ML101 circuit diagram




Fig. 2 ML102 circuit diagram




Fig. 3 Drain-source ON resistance v. gate-source voltage (typical)




Fig. 4 Change of threshold voltage (_TV_{GS}) v. source-substrate bias voltage (typical)

ELECTRICAL CHARACTERISTICS

Test conditions: Temperature = +22°C ± 2 °C

| Characteristic ` | Symbol | Circuit | Value | | | | |
|--|-------------------|--------------------|-------|------------|-----------|----------|--|
| | | | Min. | Тур. | Max. | Units | Test conditions |
| *Gate threshold voltage | TV _{GS} | All types | 3.8 | 5-1 | 6.5 | V(neg.) | $V_{GS}=V_{DS}$ $I_{D}=10\mu A$ |
| Drain-source ON resistance (-10V) | Ron | All types | | 470 | 850 | Ω | $V_{DS} \leqslant 100 \text{mV}$ $V_{SSUB} = OV$ $V_{GS} = -10V$ |
| Drain-source (-20V) ON resistance | R _{ON} | All types | | 200 | 350 | Ω | $V_{DS} \leqslant 100 \text{mV}$ $V_{SSUB} = 0 \text{V}$ $V_{GS} = -20 \text{V}$ |
| Row matching (Difference in Row between any two devices in same package) | △Ron | All types | | 15 | 40 | Ω | $\begin{array}{l} V_{DS}\leqslant 100mV \\ V_{GS}\!=\!-20V \\ V_{SSUB}\!=\!OV \end{array}$ |
| Gate-source capacitance | Cgs | All types | | 3.5 | 5.3 | pF | $V_{DS}=V_{GS}$ $I_{D}=1$ mA $f=1$ MHz |
| Gate-drain capacitance | C _{gd} | All types | | 2.0 | | pF | $V_{DS}=V_{GS}$ $I_{D}=1$ mA $f=1$ MHz |
| Drain-source capacitance | C _{ds} | All types | | 1.7 | | pF | V _{DS} =V _{GS} =OV |
| Drain-substrate capacitance | C _{dsub} | All types | | 4.0 | 6.0 | pF | V _{DSUB} =OV f=1MHz |
| Source-substrate capacitance | C _{ssub} | All types | | 5-1 | 7.7 | pF | V _{SSUB} =0 f=1MHz |
| Drain-source leakage | los | A types B types | | 0·2 1·0 | 0·5 20 | nA nA | $V_{GS}=OV$ $V_{DS}=-20V$ |
| Source-substrate leakage | IssuB | A types B types | | 0·3 2 | 2 20 | nA nA | V _{SSUB} =-20V V _{GS} =OV |
| Drain-substrate leakage | I _{DSUB} | A types B types | | 0·2 2 | 0·5 20 | nA nA | V _{DSUB} =-20V V _{GS} =0V |
| Gate-channel leakage (see operating notes) | І _{СН} | A types B types | | | 1 20 | nA nA | V _{GSUB} =-20V V _{DSUB} =V _{SSUB} =OV |

^{*}To avoid confusion, maximum and minimum values of negative quantities are taken as referring to the magnitude of a parameter and sign indicated in the units column.

OPERATING NOTES

The identification of the source and drain of this type of MOS transistor is purely arbitrary because of the symmetrical nature of its construction.

Gate-channel 'leakage' is a consequence of the gate protection device. When the device is turned on by negative gate voltage a current is also induced in a spurious MOST between the gate protection diode and the source-drain channel. Operation at lower gate voltages reduces the effect.

Cascaded amplifier stages using these MOS transistors may be directly coupled.




Fig. 5 Switching circuit typical waveforms

ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting absolute values above which operating life may be shortened or satisfactory performance may be impaired.

| Storage temperature | -55°C to +125°C |
|---|-----------------|
| Chip temperature | +125°C |
| Chip-to-ambient thermal resistance | |
| ML101 | 486°C/W |
| ML102 | 250°C/W |
| Chip-to-case thermal resistance | |
| ML101 | 146°C/W |
| ML102 | 80°C/W |
| Gate breakdown voltage (10µA) | -40V |
| Gate- substrate positive voltage | 0.3V |
| Drain-source breakdown voltage (10μA) | ±40V |
| Drain (or source) -substrate breakdown voltage | (10μA) -40V |
| Drain (or source) -substrate positive voltage | ` ´ 0.3V |
| Drain current | 20mA |

yhmy

PLESSEY Semiconductors

MOS

ML111B STANDARD MOST

The ML111B (STANDARD MOST) is a small p-channel enhancement mode MOS transistor, suitable for use in a wide range of analogue switching applications. The device includes a gate protection diode to obviate the need for special care in handling.

The STANDARD MOST is incorporated on all Plessey MOSAIC devices for Q.A. purposes. It provides the basic characterization data for MOS process and all devices are subjected to burn-in for 100 hours at 125°C. As a result, the ML111B is a highly reliable MOS transistor with well-defined electrical characteristics.




Fig. 1 ML111B Standard MOST

ABSOLUTE MAXIMUM RATINGS

The absolute maximum ratings are limiting absolute values above which operating life may be shortened or satisfactory performance may be impaired.

| Storage Temperature | -55°C to +125°C |
|---|-----------------|
| Chip Temperature | +125°C |
| Chip-to-ambient thermal resistance | 250°C/W |
| Chip-to-case thermal resistance | 80°C/W |
| Input gate voltage, V _{GSUB} | -40V to 0V |
| Drain-source voltage, V _{DS} | -40V to $+40V$ |
| Drain-substrate voltage, V _{DSUB} | -40V to 0V |
| Source-substrate voltage, V _{SSUB} | -40V to 0V |

ELECTRICAL CHARACTERISTICS (at 20°C)

| | Value | | | | |
|--|-----------|------|------|---------|---|
| Characteristic | Min. Typ. | | Max. | *Units | Test Conditions |
| Gate Threshold Voltage | 4 | | 6.5 | V(neg.) | $\begin{array}{ll} V_{GS} & = V_{DS} \\ I_D & = 1.25 \mu A \end{array}$ |
| Drain-Source ON Resistance (-20V) | 1 | 1.6 | 2.2 | kΩ | $\begin{array}{ll} V_{GS} & = -20V \\ I_D & = -1.25 \mu A \\ V_{SSUB} & = 0V \end{array}$ |
| Drain-Source ON Resistance (-10V) | | 3.2 | 6.4 | kΩ | $\begin{array}{ll} V_{GS} & = -10V \\ I_D & = -1.25 \mu A \\ V_{SSUB} & = 0V \end{array}$ |
| Gate-Source Capacitance | | 1 | 3 | pF | $\begin{array}{lll} V_{DS} &= V_{GS} \\ I_{D} &= -1\text{mA} \\ f &= 1\text{MHz} \end{array}$ |
| Gate-Drain Capacitance | | 1 | 3 | pF | $V_{DS} = V_{GS}$ $I_{D} = 1 \text{ mA}$ $f = 1 \text{ MHz}$ |
| Drain-Source Capacitance | | 1 | 3 | pF | $V_{DS} = V_{GS} = 0V$ $f = 1 MHz$ |
| Drain-Substrate Capacitance Source-Substrate Capacitance | | 1.5 | 4 | pF | $V_{DSUB} = 0$ $V_{SSUB} = 0$ |
| Drain-Source Leakage | | 0.03 | 2.5 | nA | $\begin{array}{ccc} V_{DS} & = -20V \\ V_{GS} & = 0V \end{array}$ |
| Source-Substrate Leakage | | 0.08 | 2.5 | nA | $\begin{array}{ll} V_{SSUB} & = -20V \\ V_{GS} & = 0V \end{array}$ |
| Drain-Substrate Leakage | | 0.08 | 2.5 | nA | $\begin{array}{cc} V_{DSUB} &= -20V \\ V_{GS} &= 0V \end{array}$ |
| Gate-Channel Leakage | | 0.1 | 1 | nA | $V_{GSUB} = -20V$ $V_{DSUB} = V_{SSUB} = 0V$ |

^{*}To avoid confusion, maximum and minimum values of negative quantities are taken as referring to the magnitude of a parameter and sign indicated in the units column.




Fig. 2 Drain-source ON resistance versus gate-source voltage (typical)




Fig. 3 Change of threshold voltage ∠TVGS versus source-substrate bias voltage (typical)