

LOW LEAKAGE LOW DRIFT MONOLITHIC DUAL SILICON NITROX® FIELD EFFECT TRANSISTORS

DIFFUSED ISOLATED

LOW DRIFT $\left| \frac{\Delta V_{GS_{1-2}}}{\Delta T} \right| = 5\mu V/^{\circ}C$ max.

LOW LEAKAGE $I_G = 50pA$ max.

LOW NOISE $e_n = 25 \frac{nV}{\sqrt{Hz}}$ TYP.

LOW PINCHOFF $V_p = 2V$ TYP.

ABSOLUTE MAXIMUM RATINGS (Note 1)

@ 25°C (unless otherwise noted)

Maximum Temperatures

Storage Temperature	-65°	to	+150°C
Operating Junction Temperature			+150°C
Lead Temperature (Soldering, 10 second time limit)			+300°C

Maximum Power Dissipation

Device Dissipation @ Free Air 400mW @ 25°C

Maximum Voltage and Current for Each Transistor

$-V_{GSS}$	Gate to Drain or Source Voltage	60V
$-I_{G(f)}$	Gate Forward Current	50mA
$-V_{DSO}$	Drain to Source Voltage	60V

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MP 3954A	MP 3954	MP 3955	MP 3956	MP 3958	UNITS	CONDITIONS
$\left \frac{\Delta V_{GS_{1-2}}}{\Delta T} \right _{max.}$	Drift vs Temperature	5	10	25	50	100	$\mu V/^{\circ}C$	$V_{DG} = 20V, I_D = 200\mu A$ $T_A = -55^{\circ}C$ to $+25^{\circ}C$ to $+125^{\circ}C$
$ V_{GS_{1-2}} _{max.}$	Offset Voltage	10	10	25	25	25	mV	$V_{DG} = 20V, I_D = 200\mu A$
TDN typ.	Temp Drift Nonlinearity	± 1	± 1	± 1	± 1	± 5	$\mu V/^{\circ}C$	$V_{DG} = 20V, I_D = 200\mu A$ $T_A = -55^{\circ}C$ to $+25^{\circ}C$ to $+125^{\circ}C$
TDN max.		± 5	± 5	± 5	± 5	—		

Notes and Additional Electrical Characteristics on next page.

MP3954A • 3954 • 3955 • 3956 • 3958

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
$\left \frac{Y_{fs}}{Y_{f2}} \right $	Transconductance Full Conduction	1000	2000	3000	μmho	$V_{DG} = 20V, V_{GS} = 0, f = 1\text{kHz}$ $V_{DG} = 20V, I_D = 200\mu\text{A}$
	Typical Operation	500	700	1000	μmho	
	Mismatch	—	0.6	3	%	
$\left \frac{I_{DSS}}{I_{DSS,1-2}} \right $	Drain Current Full Conduction	0.5	2	5	mA	$V_{DG} = 20V, V_{GS} = 0$
	Mismatch at Full Conduction	—	1	5	%	
$-I_G$ $-I_G$ $-I_G$ $I_G (f) D^*$ $-I_{GSS}$	Gate Current Operating	—	20	50	pA	$V_{DG} = 20V, I_D = 200\mu\text{A}$ $V_{DG} = 20V, I_D = 200\mu\text{A}, T_A = +125^\circ\text{C}$ $V_{DG} = 10V, I_D = 200\mu\text{A}$ Any Condition $V_{DG} = 20V, V_{DS} = 0$
	High Temperature	—	—	50	nA	
	Reduced V_{DG}	—	5	—	pA	
	Forward Current	—	—	50	mA	
	At Full Conduction	—	—	100	pA	
	Output Conductance Full Conduction	—	—	5	μmho	
Y_{oss} Y_{os} $\left Y_{os,1-2} \right $	Operating	—	0.1	1	μmho	$V_{DG} = 20V, V_{GS} = 0$ $V_{DG} = 20V, I_D = 200\mu\text{A}$
	Differential	—	0.01	0.1	μmho	
	Common Mode Rejection	—	100	—	dB	
CMR CMR	$-20 \log \left \frac{\Delta V_{GS,1-2}}{\Delta V_{DS}} \right $	—	75	—	dB	$\Delta V_{DS} = 10 \text{ to } 20V, I_D = 200\mu\text{A}$ $\Delta V_{DS} = 5 \text{ to } 10V, I_D = 200\mu\text{A}$
	Gate Voltage Pinchoff Voltage	1	2	4.5	V	
$V_{GS}(\text{off})$ V_{GS} BV_{GSS} V_{GSS,D^*} V_{GG0}	Operating Range	0.5	—	4	V	$V_{DS} = 20V, I_D = 200\mu\text{A}$ $V_{DS} = 0, I_D = 1\text{nA}$ $V_{DS} = 0, I_D = 1\text{nA}$ Any Condition $I_G = 1\text{nA}, I_D = 0, I_S = 0$
	Breakdown Voltage	60	—	—	V	
	To Source or Drain	—	—	60	V	
	Gate-to-Gate Breakdown	60	—	—	V	
	Drain-Source Voltage	—	—	40	V	
NF I_n	Noise Figure	—	—	0.5	dB	$V_{DS} = 20V, V_{GS} = 0, R_G = 10M\Omega$ $f = 100\text{Hz}, NBW = 6\text{Hz}$ $V_{DS} = 20V, I_D = 200\mu\text{A}, f = 10\text{Hz}$ $NBW = 1\text{Hz}$
	Voltage	—	25	70	$\text{nV}/\sqrt{\text{Hz}}$	
C_{iss} C_{trs} C_{dd}	Capacitance Input	—	—	6	pF	$V_{DS} = 20V, V_{GS} = 0, f = 1\text{MHz}$ $V_{DG} = 20V, I_D = 200\mu\text{A}$
	Reverse Transfer	—	—	2	pF	
	Drain to Drain	—	0.1	—	pF	
$T_S D^*$ $T_J D^*$ $T_L D^*$	Temperature Storage	-65	—	+150	°C	Any Condition Any Condition 10 sec. max. 1/16" or more from case
	Junction	—	—	+150	°C	
	Lead	—	—	+300	°C	
$P_D D^*$	Dissipation - both sides	—	—	400	mW	$T_A = +25^\circ\text{C}$, Derate 3.3mW/°C

*Note: These ratings are limiting values above which the serviceability of any semiconductor may be impaired.

© Applied MATERIALS TECHNOLOGY, INC.

MP5905 • 5906 • 5907 • 5908 • 5909

LOW LEAKAGE LOW DRIFT MONOLITHIC DUAL SILICON NITROX® FIELD EFFECT TRANSISTORS

LOW DRIFT $\left| \frac{\Delta V_{GS1-2}}{\Delta T} \right| = 5\mu V/^{\circ}C$ max. **DIFFUSED ISOLATED**

LOW LEAKAGE $I_G = 1\mu A$ max.

LOW PINCHOFF $V_P = 2V$ TYP.

ABSOLUTE MAXIMUM RATINGS (Note 1)

@ 25°C (unless otherwise noted)

Maximum Temperatures

Storage Temperature	-65°	to	+150°C
Operating Junction Temperature			+150°C
Lead Temperature (Soldering, 10 second time limit)			+300°C

Maximum Power Dissipation

Device Dissipation @ Free Air - Total 40mW @ +125°C

Maximum Voltage and Current for Each Transistor

$-V_{GSS}$	Gate Voltage to Source or Drain	40V
$-V_{DS0}$	Drain to Source Voltage	40V
$-I_{G(f)}$	Gate Forward Current	10mA
$-I_G$	Gate Reverse Current	10μA

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MP 5906	MP 5907	MP 5908	MP 5909	MP 5905	UNITS	CONDITIONS
$\left \frac{\Delta V_{GS1-2}}{\Delta T} \right $ max.	Drift vs Temperature	5	10	20	40	75	μV/°C	$V_{DG} = 10V, I_D = 30\mu A$ $T_A = -55^{\circ}C$ to $+25^{\circ}C$ to $+125^{\circ}C$
$ V_{GS1-2} $ max.	Offset Voltage	25	25	25	25	25	mV	$V_{DG} = 10V, I_D = 30\mu A$
TDN	Temperature Drift	±1	±1	±1	±1	±5	μV/°C	$V_{DG} = 10V, I_D = 30\mu A$
TDN max.	Nonlinearity	±5	±5	±5	±5	—	μV/°C	$T_A = -55^{\circ}C$ to $+25^{\circ}C$ to $+125^{\circ}C$
$-I_G$ max.	Gate Leakage Current	1	1	1	1	3	pA	
$-I_G$ max.	Operating	1	1	1	1	3	nA	$\{ V_{DG} = 10V, I_D = 30\mu A$
$T_A = +125^{\circ}C$								
$-I_{GSS}$ max.	Full Conduction	2	2	2	2	5	pA	$\} V_{DS} = 0, V_{GS} = -20V$
$-I_{GSS}$ max.	$T_A = +125^{\circ}C$	5	5	5	5	10	nA	

Notes and Additional Electrical Characteristics on next page.

MP5905 • 5906 • 5907 • 5908 • 5909

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
$\frac{Y_{fs}}{Y_{fs_{1-2}}}$	Transconductance Full Conduction Typical Operation	70 50	300 100	500 200	μmho μmho	$V_{DG} = 10V, V_{GS} = 0, f = 1\text{kHz}$
	Mismatch	—	1	5	%	$\left. \begin{array}{l} V_{DG} = 10V, I_D = 30\mu\text{A}, f = 1\text{kHz} \end{array} \right\}$
$\frac{I_{DSS_{1-2}}}{I_{DSS}}$	Drain Current Full Conduction	60	400	1000	μA	$\left. \begin{array}{l} V_{DG} = 10V, V_{GS} = 0 \end{array} \right\}$
	Mismatch at Full Conduction	—	2	5	%	
$\frac{Y_{os}}{Y_{os_{1-2}}}$	Output Conductance Full Conduction Operating	— — —	— — —	5 0.5 0.1	μmho μmho μmho	$\left. \begin{array}{l} V_{DG} = 10V, V_{GS} = 0 \\ V_{DG} = 10V, I_D = 30\mu\text{A} \end{array} \right\}$
	Differential	—	—	—	—	
CMR	Common Mode Rejection	—	90	—	dB	$\Delta V_{DS} = 10 \text{ to } 20V, I_D = 30\mu\text{A}$
CMR	$-20 \log \left \frac{\Delta V_{GS_{1-2}}}{\Delta V_{DS}} \right $	—	90	—	dB	$\Delta V_{DS} = 5 \text{ to } 10V, I_D = 30\mu\text{A}$
$V_{GS(\text{off})}$ or V_P	Gate Voltage Pinchoff Voltage	0.6	2	4.5	V	$V_{DS} = 10V, I_D = 1\text{nA}$
V_{GS}	Operating Range	—	—	4	V	$V_{DG} = 10V, I_D = 30\mu\text{A}$
BV_{GSS}	Breakdown Voltage	-40	-60	—	V	$V_{DS} = 0, I_D = 1\text{nA}$
$V_{GSS D^*}$	To Source or Drain	—	—	40	V	Either V_{GS} or V_{GD}
BV_{GG0}	Gate-to-Gate Breakdown	40	—	—	V	$I_G = 1\text{nA}, I_D = 0, I_S = 0$
I_{GG0}	Gate Current	—	1	—	pA	$V_{GG} = 20V$
$-I_G D^*$	Gate-to-Gate Leakage	—	—	10	μA	Any Condition
$I_G (f) D^*$	Gate Reverse Current	—	—	10	mA	Any Condition
$V_{DSO D^*}$	Gate Forward Current	—	—	—	—	
	Drain to Source Voltage	—	—	40	V	
NF	Noise Figure	—	—	1	dB	$V_{DS} = 10V, V_{GS} = 0, R_G = 10\text{M}\Omega$ $f = 100\text{Hz}, \text{NBW} = 6\text{Hz}$
e_n	Spot Voltage	—	70	—	$\text{nV}/\sqrt{\text{Hz}}$	$V_{DG} = 10V, I_D = 30\mu\text{A}$ $\text{NBW} = 1\text{Hz}, f = 10\text{Hz}$
C_{iss}	Capacitance Input	—	—	3	pF	$\left. \begin{array}{l} V_{DS} = 10V, V_{GS} = 0, f = 1\text{MHz} \\ V_{DG} = 10V, I_D = 30\mu\text{A} \end{array} \right\}$
C_{crss}	Reverse Transfer	—	—	1.5	pF	
C_{dd}	Drain to Drain	—	—	0.1	pF	
$T_S D^*$	Temperature Storage	-65	—	+150	°C	
$T_J D^*$	Junction	—	—	+150	°C	
$T_L D^*$	Lead	—	—	+300	°C	10 sec. max. - 1/16" or more from case
$P_D D^*$	Dissipation - Both Sides	—	—	40	mW	$T_A = +125^\circ\text{C}$

*Note: These ratings are limiting values above which the serviceability of any semiconductor may be impaired.