

ULTRA LOW LEAKAGE LOW DRIFT MONOLITHIC DUAL SILICON NITROX® FIELD EFFECT TRANSISTORS

- VERY LOW LEAKAGE $I_G = 0.1 \mu\text{A max.}$
 LOW DRIFT $\left| \frac{\Delta V_{GS_{1-2}}}{\Delta T} \right| = 5 \mu\text{V}/^\circ\text{C max.}$
 LOW PINCHOFF $V_p = 2\text{V TYP.}$
 LOW NOISE $e_n = 70 \text{ nV}/\sqrt{\text{Hz TYP.}}$

ABSOLUTE MAXIMUM RATINGS (Note 1)

@ 25°C (unless otherwise noted)

Maximum Temperatures

Storage Temperature	-65°	to	+150°C
Operating Junction Temperature			+150°C
Lead Temperature (Soldering, 10 second time limit)			+300°C

Maximum Power Dissipation

Total Device Dissipation	40mW @ +125°C
--------------------------	---------------

Maximum Voltage and Current for Each Transistor

$-V_{GSS}$	Gate to Drain or Source Voltage	40V
$-I_G$	Gate Reverse Current	10 μA
$I_{G(f)}$	Gate Forward Current	10mA
$-V_{DSO}$	Drain to Source Voltage	40V

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MP 830	MP 831	MP 832	MP 833	UNITS	CONDITIONS
$\left \frac{\Delta V_{GS_{1-2}}}{\Delta T} \right _{\text{max.}}$	Drift vs Temperature	5	10	20	75	$\mu\text{V}/^\circ\text{C}$	$V_{DG} = 10\text{V}, I_D = 30\mu\text{A}$ $T_A = -55^\circ\text{C to } +25^\circ\text{C to } +125^\circ\text{C}$
$ V_{GS_{1-2}} _{\text{max.}}$	Offset Voltage	25	25	25	25	mV	$V_{DG} = 10\text{V}, I_D = 30\mu\text{A}$
TDN	Temp Drift Nonlinearity	± 1	± 1	± 1	± 5	$\mu\text{V}/^\circ\text{C}$	$V_{DG} = 10\text{V}, I_D = 30\mu\text{A}$ $T_A = -55^\circ\text{ to } +25^\circ\text{C to } +125^\circ\text{C}$
	Gate Leakage Current						
$-I_G \text{ max.}$	Operating	0.1	0.1	0.1	0.5	pA	
$-I_G \text{ max.}$	$T_A = +125^\circ\text{C}$	0.1	0.1	0.1	0.5	nA	$V_{DG} = 10\text{V}, I_D = 30\mu\text{A}$
$-I_{GSS}$	Full Conduction	0.2	0.2	0.2	1.0	pA	
$-I_{GSS}$	$T_A = +125^\circ\text{C}$	0.5	0.5	0.5	1.0	nA	$V_{DS} = 0, V_{GS} = -20\text{V}$

Notes and Additional Electrical Characteristics on next page.

MP830 • 831 • 832 • 833

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Y_{fs} Y_{fs}	Transconductance Full Conduction Typical Operation	70 50	300 100	500 200	μmho μmho	$V_{DG} = 10\text{V}, V_{GS} = 0, f = 1\text{kHz}$ $V_{DG} = 10\text{V}, I_D = 30\mu\text{A}, f = 1\text{kHz}$
$\left \frac{Y_{fs,1-2}}{Y_{fs}} \right $	Mismatch	-	1	5	%	
I_{DSS} $\left \frac{I_{DSS,1-2}}{I_{DSS}} \right $	Drain Current Full Conduction Mismatch at Full Conduction	60 -	400 2	1000 5	μA %	$V_{DG} = 10\text{V}, V_{GS} = 0$
Y_{oss} Y_{os} $\left Y_{os,1-2} \right $	Output Conductance Full Conduction Operating Differential	- - -	- - -	5 0.5 0.1	μmho μmho μmho	
CMR CMR	Common Mode Rejection $-20 \log \left \frac{\Delta V_{GS,1-2}}{\Delta V_{DS}} \right $	- -	90 90	- -	dB dB	$\Delta V_{DS} = 10 \text{ to } 20\text{V}, I_D = 30\mu\text{A}$ $\Delta V_{DS} = 5 \text{ to } 10\text{V}, I_D = 30\mu\text{A}$
$V_{GS}(\text{off})$ or V_p V_{GS} BV_{GSS} $V_{GSS} D^*$ BV_{GGO}	Gate Voltage Pinchoff Voltage Operating Range Breakdown Voltage To Source or Drain Gate-to-Gate Breakdown	0.6 - -40 - 40	2 - -60 - -	4.5 4 - 40 -	V V V V V	
I_{GGO} $-I_G D^*$ $I_G(f) D^*$	Gate Current Gate-to-Gate Leakage Gate Reverse Current Gate Forward Current	- - -	1 - -	- 10 10	pA μA mA	$V_{GG} = 20\text{V}$ Any Condition Any Condition
$V_{DSO} D^*$	Drain to Source Voltage	-	-	40	V	
NF	Noise Figure	-	-	1	dB	$V_{DS} = 10\text{V}, V_{GS} = 0, R_G = 10\text{M}\Omega$ $f = 100\text{Hz}, \text{NBW} = 6\text{Hz}$ $V_{DG} = 10\text{V}, I_D = 30\mu\text{A}$ $\text{NBW} = 1\text{Hz}, f = 10\text{Hz}$
e_n	Spot Voltage	-	70	-	$\text{nV}/\sqrt{\text{Hz}}$	
C_{iss} C_{rss} C_{dd}	Capacitance Input Reverse Transfer Drain to Drain	- - -	- - -	3 1.5 0.1	pF pF pF	$V_{DS} = 10\text{V}, V_{GS} = 0, f = 1\text{MHz}$ $V_{DG} = 10\text{V}, I_D = 30\mu\text{A}$
$T_S D^*$ $T_J D^*$ $T_L D^*$	Temperature Storage Junction Lead	-65 - -	- - -	+150 +150 +300	$^{\circ}\text{C}$ $^{\circ}\text{C}$ $^{\circ}\text{C}$	
$P_D D^*$	Dissipation - Both Sides	-	-	40	mW	$T_A = +125^{\circ}\text{C}$

*Note: These ratings are limiting values above which the serviceability of any semiconductor may be impaired.

LOW NOISE LOW DRIFT MONOLITHIC DUAL SILICON NITROX® FIELD EFFECT TRANSISTORS

DIFFUSED ISOLATED

LOW NOISE	$e_n = 8nV/\sqrt{Hz}$ TYP.
LOW LEAKAGE	$I_G = 50pA$ max.
LOW DRIFT	$\left \frac{\Delta V_{GS_{1-2}}}{\Delta T} \right = 5\mu V/^\circ C$ max.
LOW OFFSET VOLTAGE	$ V_{GS_{1-2}} = 5mV$ max.
LINEAR TEMPERATURE TRACKING	$TDN = \pm 1\mu V/^\circ C$

**ABSOLUTE MAXIMUM RATINGS (Note 1)
@ 25°C (unless otherwise noted)**
Maximum Temperatures

Storage Temperature	-65°	to	+150°C
Operating Junction Temperature			+150°C
Lead Temperature (Soldering, 10 second time limit)			+300°C

Maximum Power Dissipation

Device Dissipation @ Free Air-Total	400mW
-------------------------------------	-------

Maximum Voltage and Current for Each Transistor

-V _{GSS}	Gate to Drain or Source Voltage	60V
-V _{DSD}	Drain to Source Voltage	60V
-I _{G(f)}	Forward Current	50mA

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MP 840	MP 841	MP 842	UNITS	CONDITIONS
$\left \frac{\Delta V_{GS_{1-2}}}{\Delta T} \right $ max.	Drift vs Temperature	5	10	40	$\mu V/^\circ C$	$V_{DG} = 20V, I_D = 200\mu A$ $T_A = -55^\circ C$ to $+25^\circ C$ to $+125^\circ C$
$ V_{GS_{1-2}} $ max.	Offset Voltage, +25°C	5	5	25	mV	
TDN typ	Temp Drift Nonlinearity	±1	±1	±1	$\mu V/^\circ C$	$\left\{ \begin{array}{l} V_{DG} = 20V, I_D = 200\mu A \\ T_A = -55^\circ C$ to $+25^\circ C$ to $+125^\circ C \end{array} \right\}$
TDN max.		±3	±3	±3	$\mu V/^\circ C$	

Notes and Additional Electrical Characteristics on next page.

MP840 • 841 • 842

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Y_{fs} Y_{fs} $\left \frac{Y_{fs,1-2}}{Y_{fs}} \right $	Transconductance Full Conduction Typical Operation Mismatch	1000 500 -	- - 0.6	4000 1000 3	μmho μmho %	$V_{DG} = 20V, V_{GS} = 0, f = 1\text{kHz}$ $V_{DG} = 20V, I_D = 200\mu\text{A}$
I_{DSS} $\left \frac{I_{DSS,1-2}}{I_{DSS}} \right $	Drain Current Full Conduction Mismatch at Full Conduction	0.5 -	2 1	5 5	mA %	$V_{DG} = 20V, V_{GS} = 0$
$-I_G$ $-I_G$ $-I_G$ $I_G (f) D^*$ $-I_{GSS}$	Gate Current Operating High Temperature Reduced V_{DG} Forward Current At Full Conduction	- - - - -	10 - 5 - -	50 50 - 50 100	pA nA pA mA pA	$V_{DG} = 20V, I_D = 200\mu\text{A}$ $V_{DG} = 20V, I_D = 200\mu\text{A}, T_A = +125^\circ\text{C}$ $V_{DG} = 10V, I_D = 200\mu\text{A}$ Any Condition $V_{DG} = 20V, V_{DS} = 0$
Y_{oss} Y_{os} $\left Y_{os,1-2} \right $	Output Conductance Full Conduction Operating Differential	- - -	- 0.1 0.01	10 1 0.1	μmho μmho μmho	$V_{DG} = 20V, V_{GS} = 0$ $V_{DG} = 20V, I_D = 200\mu\text{A}$
CMR CMR	Common Mode Rejection $-20 \log \left \frac{\Delta V_{GS,1-2}}{\Delta V_{DS}} \right $	- -	100 75	- -	dB dB	$\Delta V_{DS} = 10 \text{ to } 20V, I_D = 200\mu\text{A}$ $\Delta V_{DS} = 5 \text{ to } 10V, I_D = 200\mu\text{A}$
$V_{GS} \text{ (off)}$ or V_p V_{GS} BV_{GSS} $V_{GSS} D^*$ V_{GGO}	Gate Voltage Pinchoff Voltage Operating Range Breakdown Voltage To Source or Drain Gate-to-Gate Breakdown	1 0.5 60 - 60	2 - - - -	4.5 4 - 60 -	V V V V V	$V_{DS} = 20V, I_D = 1\text{nA}$ $V_{DS} = 20V, I_D = 200\mu\text{A}$ $V_{DS} = 0, I_D = 1\text{nA}$ Any Condition $I_G = 1\text{nA}, I_D = 0, I_S = 0$
$V_{DSO} D^*$	Drain-Source Voltage	-	-	60	V	Any Condition
NF e_n e_n	Noise Figure Voltage Voltage	- - -	- - -	0.5 15 10	dB $\text{nV}/\sqrt{\text{Hz}}$ $\text{nV}/\sqrt{\text{Hz}}$	$V_{DS} = 20V, V_{GS} = 0, R_G = 10\text{M}\Omega$ $f = 100\text{Hz}, \text{NBW} = 6\text{Hz}$ $V_{DS} = 20V, I_D = 200\mu\text{A}, f = 10\text{Hz}$ $\text{NBW} = 1\text{Hz}$ $V_{DS} = 20V, I_D = 200\mu\text{A}, f = 1\text{kHz}$ $\text{NBW} = 1\text{Hz}$
C_{iss} C_{rss} C_{dd}	Capacitance Input Reverse Transfer Drain to Drain	- - -	- - 0.1	10 5 -	pF pF pF	$V_{DS} = 20V, I_D = 200\mu\text{A}$ $V_{DG} = 20V, I_D = 200\mu\text{A}$
$T_S D^*$ $T_J D^*$ $T_L D^*$	Temperature Storage Junction Lead	-65 - -	- - -	+150 +150 +300	$^\circ\text{C}$ $^\circ\text{C}$ $^\circ\text{C}$	Any Condition Any Condition 10 sec. max. -1/16" or more from case
$P_D D^*$	Dissipation - both sides	-	-	400	mW	$T_A = +25^\circ\text{C}$, Derate 3.3mW/ $^\circ\text{C}$

*Note: These ratings are limiting values above which the serviceability of any semiconductor may be impaired.

Ⓢ Applied MATERIALS TECHNOLOGY, INC.

ULTRA LOW NOISE LOW DRIFT MONOLITHIC DUAL SILICON NITROX[®] FIELD EFFECT TRANSISTORS

DIFFUSED ISOLATED


- LOW NOISE $e_n = 8nV/\sqrt{\text{Hz}}$ TYP.
 LOW LEAKAGE $I_G = 50\text{pA}$ max.
 LOW DRIFT $\left| \frac{\Delta V_{GS_{1-2}}}{\Delta T} \right| = 5\mu V/^\circ\text{C}$ max.
 LOW OFFSET VOLTAGE $|V_{GS_{1-2}}| = 5\text{mV}$ max.
 LINEAR TEMPERATURE TRACKING $T_{DN} = \pm 1\mu V/^\circ\text{C}$

ABSOLUTE MAXIMUM RATINGS (Note 1)
 @ 25°C (unless otherwise noted)

Maximum Temperatures		
Storage Temperature	-65° to	+150°C
Operating Junction Temperature		+150°C
Lead Temperature (Soldering, 10 second time limit)		+300°C
Maximum Power Dissipation		
Device Dissipation @ Free Air-Total		400mW

Maximum Voltage and Current for Each Transistor

-V _{GS}	Gate to Drain or Source Voltage	60V
-V _{DS}	Drain to Source Voltage	60V
-I _{G(f)}	Forward Current	50mA



ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MP 843	MP 844	MP 845	UNITS	CONDITIONS
$\left \frac{\Delta V_{GS_{1-2}}}{\Delta T} \right _{\text{max.}}$	Drift vs Temperature	5	10	25	$\mu V/^\circ\text{C}$	$V_{DG} = 10\text{V}, I_D = 500\mu\text{A}$ $T_A = -55^\circ\text{C}$ to $+25^\circ\text{C}$ to $+125^\circ\text{C}$
$ V_{GS_{1-2}} _{\text{max.}}$	Offset Voltage, +25°C	1	5	15	mV	

Notes and Additional Electrical Characteristics on next page.

MP843 MP844 MP845

ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
Y_{fss} Y_{fs} $\left \frac{Y_{fs_{1-2}}}{Y_{fs}} \right $	Transconductance Full Conduction Typical Operation Mismatch	1500 1000 -	 0.6	 1700 3	μ mho μ mho %	$V_{DG} = 15V, V_{GS} = 0, f = 1kHz$ $V_{DG} = 15V, I_D = 500\mu A$
I_{DSS} $\left \frac{I_{DSS_{1-2}}}{I_{DSS}} \right $	Drain Current Full Conduction Mismatch at Full Conduction	1.5 -	5 1	15 5	mA %	$V_{DG} = 15V, V_{GS} = 0$
$-I_G$ $-I_G$ $-I_G$ $I_G(f) D^*$ $-I_{GSS}$	Gate Current Operating High Temperature Reduced V_{DG} Forward Current At Full Conduction	- - - - -	 15 - 5 -	 50 50 30 100 100	pA nA pA mA pA	$V_{DG} = 15V, I_D = 500\mu A$ $V_{DG} = 15V, I_D = 500\mu A, T_A = +125^\circ C$ $V_{DG} = 3V, I_D = 500\mu A$ Any Condition $V_{DG} = 15V, V_{DS} = 0$
Y_{oss} Y_{os} $\left Y_{os_{1-2}} \right $	Output Conductance Full Conduction Operating Differential	- - -	 0.2 0.02	20 2 0.2	μ mho μ mho μ mho	$V_{DG} = 15V, V_{GS} = 0$ $V_{DG} = 15V, I_D = 500\mu A$
CMR CMR	Common Mode Rejection $20 \log \left \frac{\Delta V_{GS_{1-2}}}{\Delta V_{DS}} \right $	90 -	110 85	- -	dB dB	$\Delta V_{DS} = 10 \text{ to } 20V, I_D = 500\mu A$ $\Delta V_{DS} = 5 \text{ to } 10V, I_D = 500\mu A$
$V_{GS}(\text{off})$ or V_P V_{GS} $8V_{GSS}$ $V_{GSS} D^*$ V_{GGO}	Gate Voltage Pinchoff Voltage Operating Range Breakdown Voltage To Source or Drain Gate-to-Gate Breakdown	1.0 0.5 60 - 60	- - - - -	3.5 3.5 - 60 -	V V V V V	$V_{DS} = 15V, I_D = 1nA$ $V_{DS} = 15V, I_D = 500\mu A$ $V_{DS} = 0, I_D = 1nA$ Any Condition $I_G = 1nA, I_D = 0, I_S = 0$
$V_{DSO} D^*$	Drain-Source Voltage	-	-	60	V	Any Condition
NF e_n e_n	Noise Figure Voltage Voltage	- - -	- 4 3	0.5 11 7	dB nV/ \sqrt{Hz} nV/ \sqrt{Hz}	$V_{DS} = 15V, V_{GS} = 0, R_G = 10M\Omega$ $f = 100Hz, NBW = 6Hz$ $V_{DS} = 15V, I_D = 500\mu A, f = 10Hz$ $NBW = 1Hz$ $V_{DS} = 15V, I_D = 500\mu A, f = 1kHz$ $NBW = 100Hz$
C_{iss} C_{rss} C_{dd}	Capacitance Input Reverse Transfer Drain to Drain	- - -	15 5 0.5	30 15 -	pF pF pF	$V_{DS} = 15V, I_D = 500\mu A$ $V_{DG} = 15V, I_D = 500\mu A$
$T_S D^*$ $T_J D^*$ $T_L D^*$	Temperature Storage Junction Lead	-65 - -	- - -	+150 +150 +300	$^\circ C$ $^\circ C$ $^\circ C$	Any Condition Any Condition 10 sec. max.-1/16" or more from case
$P_D D^*$	Dissipation - both sides	-	-	400	mW	$T_A = +25^\circ C, Derate 3.3mW/^\circ C$

*Note: These ratings are limiting values above which the serviceability of any semiconductor may be impaired.

© Applied MATERIALS TECHNOLOGY, INC.