MOTOROLA SEMICONDUCTOR | TECHNICAL DATA

The RF MOSFET Line RF Power Field Effect Transistors N-Channel Enhancement Mode MOSFETs

Designed for broadband commercial and military applications up to 200 MHz frequency range. The high-power, high-gain and broadband performance of these devices make possible solid state transmitters for FM broadcast or TV channel frequency bands.

 Guaranteed Performance at 150 MHz, 28 V: Output Power = 80 W

Output Power = 80 W Gain = 11 dB (13 dB Typ) Efficiency = 55% Min. (60% Typ)

- · Low Thermal Resistance
- · Ruggedness Tested at Rated Output Power
- · Nitride Passivated Die for Enhanced Reliability
- Low Noise Figure 1.5 dB Typ at 2.0 A, 150 MHz
- · Excellent Thermal Stability; Suited for Class A Operation


MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	65	Vdc
Drain-Gate Voltage	V _{DGO}	65	Vdc
Gate-Source Voltage	V _{GS}	±40	Vdc
Drain Current — Continuous	ΙD	9.0	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	PD	220 1.26	Watts W/°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Temperature Range	TJ	200	°C

MRF173* MRF173CQ

*Motorola Preferred Device

80 W, 28 V, 175 MHz N-CHANNEL BROADBAND RF POWER MOSFETs



CASE 211-11, STYLE 2 MRF173



CASE 316-01, STYLE 3 MRF173CQ

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _B JC	0.8	°C/W

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	тур	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V _{DS} = 0 V, V _{GS} = 0 V) I _D = 50 mA	V _{(BR)DSS}	65	_	_	٧
Zero Gate Voltage Drain Current (V _{DS} = 28 V, V _{GS} = 0 V)	IDSS	_	_	2.0	mA
Gate-Source Leakage Current (V _{GS} = 40 V, V _{DS} = 0 V)	IGSS	_		1.0	μА
				L	

ON CHARACTERISTICS

ļ	Gate Threshold Voltage (V _{DS} = 10 V, I _D = 50 mA)	VGS(th)	1.0	3.0	6.0	V	
	Drain-Source On-Voltage (V _{DS(on)} , V _{GS} = 10 V, I _D = 3.0 A)	V _{DS(on)}		_	1.4	V	
	Forward Transconductance (V _{DS} = 10 V, I _D = 2.0 A)	9fs	1.8	2.2		mhos	
							ä

(continued)

 $NOTE - \underline{\textbf{CAUTION}} - MOS \ devices \ are \ susceptible \ to \ damage \ from \ electrostatic \ charge. \ Reasonable \ precautions \ in \ handling \ and \ packaging \ MOS \ devices \ should \ be \ observed.$

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
DYNAMIC CHARACTERISTICS				·····	
Input Capacitance (V _{DS} = 28 V, V _{GS} = 0 V, f = 1.0 MHz)	C _{iss}	_	110	_	pF
Output Capacitance (VDS = 28 V, VGS = 0 V, f = 1.0 MHz)	Coss	_	105	_	pF
Reverse Transfer Capacitance (V _{DS} = 28 V, V _{GS} = 0 V, f = 1.0 MHz)	C _{rss}	_	10		pF
FUNCTIONAL CHARACTERISTICS					
Noise Figure (V _{DD} = 28 V, f = 150 MHz, I _{DQ} = 50 mA)	NF		1.5	_	dB
Common Source Power Gain (V _{DD} = 28 V, P _{out} = 80 W, f = 150 MHz, I _{DQ} = 50 mA)	G _{ps}	11	13	_	dB
Drain Efficiency ($V_{DD} = 28 \text{ V}$, $P_{out} = 80 \text{ W}$, $f = 150 \text{ MHz}$, $I_{DQ} = 50 \text{ mA}$)	η	55	60	_	%
Electrical Ruggedness ($V_{DD} = 28 \text{ V}$, $P_{\text{out}} = 80 \text{ W}$, $f = 150 \text{ MHz}$, $I_{DQ} = 50 \text{ mA}$) Load VSWR 30:1 at all phase angles	Ψ	No Degradation in Output Power			•
Series Equivalent Input Impedance MRF173 (V _{DD} = 28 V, P _{Out} = 80 W, f = 150 MHz, I _{DQ} = 50 mA)	Z _{in}	_	2.99-j4.5		Ohms
Series Equivalent Output Impedance MRF173 $(V_{DD} = 28 \text{ V, P}_{Out} = 80 \text{ W, f} = 150 \text{ MHz, I}_{DQ} = 50 \text{ mA})$	Z _{out}	_	2.68-j1.3	_	Ohms
Series Equivalent Input Impedance MRF173CQ ($V_{DD} = 28 \text{ V}, P_{\text{out}} = 80 \text{ W}, f = 150 \text{ MHz}, I_{DQ} = 50 \text{ mA}$)	Z _{in}	_	1.35-j5.15		Ohms
Series Equivalent Output Impedance MRF173CQ (V _{DD} = 28 V, P _{Out} = 80 W, f = 150 MHz, I _{DQ} = 50 mA)	Z _{out}	_	2.72-j149		Ohms




Figure 1. 150 MHz Test Circuit




Figure 2. Output Power versus Input Power




Figure 3. Output Power versus Input Power




Figure 4. Output Power versus Supply Voltage




Figure 5. Output Power versus Supply Voltage




Figure 6. Output Power versus Supply Voltage




Figure 7. Power Gain versus Frequency




Figure 8. Output Power versus Gate Voltage

Figure 9. Drain Current versus Gate Voltage




Figure 10. Gate-Source Voltage versus
Case Temperature




Figure 11. Capacitance versus Drain Voltage




Figure 12. DC Safe Operating Area

DESIGN CONSIDERATIONS

The MRF173/CQ is a RF MOSFET power N-channel enhancement mode field-effect transistor (FET) designed for VHF power amplifier applications. Motorola's RF MOSFETs feature a vertical structure with a planar design, thus avoiding the processing difficulties associated with V-groove power FETs.

Motorola Application Note AN211A, FETs in Theory and Practice, is suggested reading for those not familiar with the construction and characteristics of FETs.

The major advantages of RF power FETs include high gain, low noise, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage. Power output can be varied over a wide range with a low power dc control signal, thus facilitating manual gain control, ALC and modulation

DC BIAS

The MRF173/CQ is an enhancement mode FET and, therefore, does not conduct when drain voltage is applied. Drain current flows when a positive voltage is applied to the gate. See Figure 9 for a typical plot of drain current versus gate voltage. RF power FETs require forward bias for optimum performance. The value of quiescent drain current (IDQ) is not critical for many applications. The MRF173/CQ was

characterized at $I_{DQ} = 50\,$ mA, which is the suggested minimum value of I_{DQ} . For special applications such as linear amplification, I_{DQ} may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may generally be just a simple resistive divider network. Some special applications may require a more elaborate bias system.

GAIN CONTROL

Power output of the MRF173/CQ may be controlled from its rated value down to zero (negative gain) by varying the dc gate voltage. This feature facilitates the design of manual gain control, AGC/ALC and modulation systems. (see Figure 8.)

AMPLIFIER DESIGN

Impedance matching networks similar to those used with bipolar VHF transistors are suitable for MRF173/CQ. See Motorola Application Note AN721, Impedance Matching Networks Applied to RF Power Transistors. The higher input impedance of RF MOSFETs helps ease the task of broadband network design. Both small-signal scattering parameters and large-signal impedances are provided. While the s-parameters will not produce an exact design solution for high power operation, they do yield a good first approximation. This is an additional advantage of RF MOS power FETs.




Figure 13. Test Circuit — MRF173




Figure 14. Test Circuit — MRF173CQ

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

The RF MOSFET Line RF Power Field-Effect Transistors

N-Channel Enhancement-Mode

... designed for broadband commercial and military applications using push pull circuits at frequencies to 500 MHz. The high power, high gain and broadband performance of these devices makes possible solid state transmitters for FM broadcast or TV channel frequency bands.

Guaranteed Performance

MRF175GV @ 28 V, 225 MHz ("V" Suffix)

Output Power — 200 Watts

Power Gain — 14 dB Typ Efficiency — 65% Typ


MRF175GU @ 28 V, 400 MHz ("U" Suffix)

Output Power — 150 Watts

Power Gain — 12 dB Typ


Efficiency — 55% Typ

- 100% Ruggedness Tested At Rated Output Power
- Low Thermal Resistance
- Low C_{rss} 20 pF Typ @ V_{DS} = 28 V



MRF175GV MRF175GU

200/150 WATTS, 28 V, 500 MHz N-CHANNEL MOS BROADBAND RF POWER FETS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	65	Vdc
Drain-Gate Voltage (R _{GS} = 1.0 M Ω)	VDGR	65	Vdc
Gate-Source Voltage	V _{GS}	±40	Vdc
Drain Current — Continuous	ID	26	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	PD	400 2.27	Watts W/°C
Storage Temperature Range	T _{stg}	-65 to +150	· °C
Operating Junction Temperature	TJ	200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R ₀ JC	0.44	°C/W

Handling and Packaging — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

ELECTRICAL CHARACTERISTICS (To = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)					
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 50 mA)	V _{(BR)DSS}	65	_		Vdc
Zero Gate Voltage Drain Current (V _{DS} = 28 V, V _{GS} = 0)	IDSS	_	_	2.5	mAdc
Gate-Source Leakage Current (VGS = 20 V, VDS = 0)	IGSS		_	1.0	μAdc


(continued)

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
ON CHARACTERISTICS (1)					
Gate Threshold Voltage (V _{DS} = 10 V, I _D = 100 mA)	V _{GS(th)}	1.0	3.0	6.0	Vdc
Drain-Source On-Voltage (VGS = 10 V, ID = 5.0 A)	V _{DS(on)}	_	_	1.5	Vdc
Forward Transconductance (V _{DS} = 10 V, I _D = 2.5 A)	9fs	2.0	3.0	_	mhos
DYNAMIC CHARACTERISTICS (1)		* .			
Input Capacitance (VDS = 28 V, VGS = 0, f = 1.0 MHz)	C _{iss}	_	180		pF
Output Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz)	Coss	_	200	_	pF
Reverse Transfer Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz)	C _{rss}	_	20	_	pF
FUNCTIONAL CHARACTERISTICS — MRF175GV (2) (Figure	1)				
Common Source Power Gain (V _{DD} = 28 Vdc, P _{Out} = 200 W, f = 225 MHz, I _{DQ} = 2.0 x 100 mA)	G _{ps}	12	14		dB
Drain Efficiency $(V_{DD} = 28 \text{ Vdc}, P_{Out} = 200 \text{ W}, f = 225 \text{ MHz}, I_{DQ} = 2.0 \times 100 \text{ mA})$	η	55	65	_	%
Electrical Ruggedness (V _{DD} = 28 Vdc, P _{Out} = 200 W, f = 225 MHz, I _{DQ} = 2.0 x 100 mA, VSWR 10:1 at all Phase Angles)	Ψ	No Degradation in Output Power			

NOTES:

- 1. Each side of device measured separately.
- 2. Measured in push-pull configuration.



C1 - Arco 404, 8.0-60 pF

C2, C3, C7, C8 - 1000 pF Chip

C4, C9 — 0.1 μF Chip

C5 — 180 pF Chip

C6 - 100 pF and 130 pF Chips in Parallel

 $C10 - 0.47 \, \mu F$ Chip, Kemet 1215 or Equivalent

L1 - 10 Turns AWG #16 Enamel Wire, Close Wound, 1/4" I.D.

L2 - Ferrite Beads of Suitable Material for 1.5-2.0 µH Total Inductance

Board material - .062" fiberglass (G10),

Two sided, 1 oz. copper, $\varepsilon_r \cong 5$

Unless otherwise noted, all chip capacitors are ATC Type 100 or Equivalent.

R1 - 100 Ohms, 1/2 W

R2 - 1.0 k Ohm, 1/2 W

T1 - 4:1 Impedance Ratio RF Transformer. Can Be Made of 25 Ohm Semirigid Coax, 47-52 Mils O.D.

T2 - 1:9 Impedance Ratio RF Transformer. Can Be Made of 15-18 Ohms Semirigid Coax, 62-90 Mils O.D.

NOTE: For stability, the input transformer T1 should be loaded with ferrite toroids or beads to increase the common mode inductance. For operation below 100 MHz. The same is required for the output transformer.

Figure 1. 225 MHz Test Circuit

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
FUNCTIONAL CHARACTERISTICS — MRF175GU (1) (Figure	2)				
Common Source Power Gain (V _{DD} = 28 Vdc, P _{out} = 150 W, f = 400 MHz, I _{DQ} = 2.0 x 100 mA)	G _{ps}	10	12	_	dB
Drain Efficiency (V _{DD} = 28 Vdc, P _{out} = 150 W, f = 400 MHz, I _{DQ} = 2.0 x 100 mA)	η	50	55	_	%
Electrical Ruggedness (V _{DD} = 28 Vdc, P _{out} = 150 W, f = 400 MHz, I _{DQ} = 2.0 x 100 mA, VSWR 10:1 at all Phase Angles)	Ψ	No Degradation in Output Power			

NOTE:





Figure 2. 400 MHz Test Circuit


^{1.} Measured in push-pull configuration.



VDS, DRAIN-SOURCE VOLTAGE (VOLTS)

Figure 3. Common Source Unity Current Gain Frequency versus Drain Current

Figure 4. DC Safe Operating Area






Figure 5. Drain Current versus Gate Voltage (Transfer Characteristics)

Figure 6. Gate-Source Voltage versus Case Temperature





Figure 7. Capacitance versus Drain-Source Voltage*
* Data shown applies to each half of MRF175GV/GU.


TYPICAL CHARACTERISTICS MRF175GV



320 280 Pout, OUTPUT POWER (WATTS) IDQ = 2 x 100 mA 240 f = 225 MHz 200 8 W 160 120 4 W 80 40 0 12 14 20 V_{DD}, SUPPLY VOLTAGE (VOLTS)

Figure 8. Power Input versus Power Output

Figure 9. Output Power versus Supply Voltage






Figure 10. Output Power versus Supply Voltage

Figure 11. Output Power versus Input Power





Figure 12. Power Gain versus Frequency

INPUT AND OUTPUT IMPEDANCE



NOTE: Input and output impedance values given are measured from gate to gate and drain to drain respectively.

Figure 13. Series Equivalent Input/Output Impedance


RF POWER MOSFET CONSIDERATIONS

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between the terminals. The metal oxide gate structure determines the capacitors from gate-to-drain (Cgd), and gate-to-source (Cgs). The PN junction formed during the fabrication of the MOSFET results in a junction capacitance from drain-to-source (Cds).

These capacitances are characterized as input (C_{iss}), output (C_{oss}) and reverse transfer (C_{rss}) capacitances on data sheets. The relationships between the inter-terminal capacitances and those given on data sheets are shown below. The C_{iss} can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- Positive voltage of the drain in respect to source and zero volts at the gate. In the latter case the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



The C_{iss} given in the electrical characteristics table was measured using method 2 above. It should be noted that C_{iss}, C_{oss}, C_{rss} are measured at zero drain current and are

provided for general information about the device. They are not RF design parameters and no attempt should be made to use them as such.

LINEARITY AND GAIN CHARACTERISTICS

In addition to the typical IMD and power gain, data presented in Figure 3 may give the designer additional information on the capabilities of this device. The graph represents the small signal unity current gain frequency at a given drain current level. This is equivalent to fT for bipolar transistors. Since this test is performed at a fast sweep speed, heating of the device does not occur. Thus, in normal use, the higher temperatures may degrade these characteristics to some extent

DRAIN CHARACTERISTICS

One figure of merit for a FET is its static resistance in the full-on condition. This on-resistance, V_{DS(on)}, occurs in the linear region of the output characteristic and is specified under specific test conditions for gate-source voltage and drain current. For MOSFETs, V_{DS(on)} has a positive temperature coefficient and constitutes an important design consideration at high temperatures, because it contributes to the power dissipation within the device.

GATE CHARACTERISTICS

The gate of the MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The input resistance is very high — on the order of 10⁹ ohms — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage slightly in excess of the gate-to-source threshold voltage, VGS(th).

Gate Voltage Rating — Never exceed the gate voltage rating (or any of the maximum ratings on the front page). Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gates of this device are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate-to-source. If gate protection is required, an external zener diode is recommended.

Using a resistor to keep the gate-to-source impedance low also helps damp transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate-drain capacitance. If the gate-to-source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate-threshold voltage and turn the device on.

HANDLING CONSIDERATIONS

When shipping, the devices should be transported only in antistatic bags or conductive foam. Upon removal from the packaging, careful handling procedures should be adhered to. Those handling the devices should wear grounding straps and devices not in the antistatic packaging should be kept in metal tote bins. MOSFETs should be handled by the case and not by the leads, and when testing the device, all leads should make good electrical contact before voltage is applied. As a final note, when placing the FET into the system it is designed for, soldering should be done with grounded equipment.

DESIGN CONSIDERATIONS

The MRF175G is a RF power N-channel enhancement mode field-effect transistor (FETs) designed for HF, VHF and UHF power amplifier applications. Motorola RF MOSFETs feature a vertical structure with a planar design.

Motorola Application Note AN211A, FETs in Theory and Practice, is suggested reading for those not familiar with the construction and characteristics of FETs.

The major advantages of RF power FETs include high gain, low noise, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage. Power output can be varied over a wide range with a low power dc control signal.

DC BIAS

The MRF175G is an enhancement mode FET and, therefore, does not conduct when drain voltage is applied. Drain current flows when a positive voltage is applied to the gate. RF power FETs require forward bias for optimum performance. The value of quiescent drain current (IpQ) is not critical for many applications. The MRF175G was characterized at IpQ = 100 mA, each side, which is the suggested minimum value of IpQ. For special applications such as linear amplification, IpQ may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may be just a simple resistive divider network. Some applications may require a more elaborate bias sytem.

GAIN CONTROL

Power output of the MRF176 may be controlled from its rated value down to zero (negative gain) by varying the dc gate voltage. This feature facilitates the design of manual gain control, AGC/ALC and modulation systems.

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

The RF MOSFET Line **RF Power Field-Effect Transistors**

N-Channel Enhancement-Mode

... designed for broadband commercial and military applications using single ended circuits at frequencies to 400 MHz. The high power, high gain and broadband performance of each device makes possible solid state transmitters for FM broadcast or TV channel frequency bands.

· Guaranteed Performance

MRF175LV @ 28 V, 225 MHz ("V" Suffix)

Output Power - 100 Watts

Power Gain - 14 dB Typ


Efficiency --- 65% Typ

MRF175LU @ 28 V, 400 MHz ("U" Suffix)

Output Power — 100 Watts Power Gain — 10 dB Typ


Efficiency — 55% Typ

- 100% Ruggedness Tested At Rated Output Power
- · Low Thermal Resistance
- Low C_{rss} 20 pF Typ @ V_{DS} = 28 V





100 W, 28 V, 400 MHz N-CHANNEL BROADBAND RF POWER FETS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	65	Vdc
Gate-Source Voltage	V _{GS}	±40	Vdc
Drain Current — Continuous	ΙD	13	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	PD	270 1.54	Watts W/°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Junction Temperature	TJ	200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Besistance, Junction to Case	ReJC	0.65	°C/W

Handling and Packaging — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.


FI FCTRICAL CHARACTERISTICS (Tc = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 50 mA)	V _{(BR)DSS}	65		_	Vdc
Zero Gate Voltage Drain Current (VDS = 28 V, VGS = 0)	IDSS	-	_	2.5	mAdo
Gate-Body Leakage Current (VGS = 20 V, VDS = 0)	IGSS	-	-	1.0	μAdc

(continued)

ELECTRICAL CHARACTERISTICS — continued (To = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
ON CHARACTERISTICS				-	
Gate Threshold Voltage (V _{DS} = 10 V, I _D = 100 mA)	V _{GS(th)}	1.0	3.0	6.0	Vdc
Drain-Source On-Voltage (VGS = 10 V, ID = 5.0 A)	V _{DS(on)}	_	_	1.5	Vdc
Forward Transconductance (V _{DS} = 10 V, I _D = 2.5 A)	9fs	2.0	3.0	_	mhos
DYNAMIC CHARACTERISTICS					
Input Capacitance (VDS = 28 V, VGS = 0, f = 1.0 MHz)	C _{iss}	_	180	_	pF
Output Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz)	Coss	_	200	_	pF
Reverse Transfer Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz)	C _{rss}	_	20		pF
FUNCTIONAL CHARACTERISTICS — MRF175LV (Figure 1)				-	
Common Source Power Gain (V _{DD} = 28 Vdc, P _{out} = 100 W, f = 225 MHz, I _{DQ} = 100 mA)	G _{ps}	12	14	_	dB
Drain Efficiency (V _{DD} = 28 Vdc, P _{Out} = 100 W, f = 225 MHz, I _{DQ} = 100 mA)	η	55	65	_	%
Electrical Ruggedness (V _{DD} = 28 Vdc, P _{Out} = 100 W, f = 225 MHz, I _{DQ} = 100 mA, VSWR 30:1 at all Phase Angles)	Ψ	No Degradation in Output Power			
FUNCTIONAL CHARACTERISTICS — MRF175LU (Figure 2)					
Common Source Power Gain (V _{DD} = 28 Vdc, P _{out} = 100 W, f = 400 MHz, I _{DQ} = 100 mA)	G _{ps}	8.0	10	_	dB
Drain Efficiency (V _{DD} = 28 Vdc, P _{Out} = 100 W, f = 400 MHz, I _{DQ} = 100 mA)	η	50	55	_	%
Electrical Ruggedness (V _{DD} = 28 Vdc, P _{out} = 100 W, f = 400 MHz, I _{DQ} = 100 mA, VSWR 30:1 at all Phase Angles)	Ψ	No	Degradation	in Output Pov	wer



C1, C2, C8 - Arco 463 or Equivalent

C3, C7 - 25 pF Unelco Cap

C4 — 1000 pF Chip Cap C5 — 0.01 μF Chip Cap


C6 — 250 pF Unelco Cap

C9 — Arco 462 or Equivalent

C10 - 1000 pF ATC Chip Cap

C11 -- 10 µF 100 V Electrolytic

L1 - Hairpin Inductor #18 Wire



L2 - Stripline Inductor 0.200" x 0.500"

L3 - Hairpin Inductor #16 Wire




L4 -- 2 Turns #16 Wire 5/16" ID

RFC1 -- VK200-4B

R1 — 1.0 k 1/4 W Resistor R2 — 100 Ω Resistor

Figure 1. 225 MHz Test Circuit



C1, C8 — 270 pF ATC Chip Cap C2, C4, C6, C7 — 1.0–20 pF Trimmer Cap C3 — 15 pF Mini Unelco Cap C5 — 33 pF Mini Unelco Cap C9, C10, C12 — 0.1 μ F Ceramic Cap C11, C14 — 680 pF Feed Thru Cap C13 — 50 μ F Tantalum Cap

D1 — 1N5352 Zener Diode L1 — Hairpin Inductor #18 Wire

L2 — 12 Turns #18 Wire 0.450" ID L3 — Ferroxcube VK200 20/4B R1 — 10 k 1/4 W Resistor R2 — 10 k Variable Resistor R3 — 1.5 k 1/4 W Resistor Z1 — Microstrip Line 0.950" x 0.250" Z2 — Microstrip Line 1" x 0.250"

Z3 — Microstrip Line 0.550'' x 0.250'' Board Material — 0.062'' Teflon — fiberglass, $\epsilon_T = 2.56$, 1 oz. copper clad both sides

Figure 2. 400 MHz Test Circuit




Figure 3. Common Source Unity Current Gain Frequency versus Drain Current





Figure 4. DC Safe Operating Area



1.1 VDD = 28 V VDD = 28 V VDD = 28 V 100 mA 2 A 100 mA 100 mA 100 mA

Figure 5. Drain Current versus Gate Voltage (Transfer Characteristics)

Figure 6. Gate-Source Voltage versus Case Temperature




Figure 7. Capacitance versus Drain-Source Voltage




Figure 8. Output Power versus Supply Voltage




Figure 9. Output Power versus Supply Voltage




Figure 10. Power Gain versus Frequency





Figure 11. Output Power versus Input Power

INPUT AND OUTPUT IMPEDANCE



$V_{DD} = 28 \text{ V} I_{DQ} = 100 \text{ mA}$				
f	Z _{IN}	Z _{OL} *		
MHz	Ohms	Ohms		
30	2.80 - j4.00	3.65 - j1.30		
100	1.40 - j2.80	2.60 - j1.50		
150	1.10 - j1.90	2.10 - j1.40		
175	1.00 - j1.25	1.80 - j1.20		
225	0.95 - j0.65	1.50 — j0.80		
300	0.95 + j0.20	1.35 — j0.30		
400	1.05 + j1.15	1.45 + j0.55		

Z_{OL}* = CONJUGATE OF THE OPTIMUM LOAD IMPEDANCE INTO WHICH THE DEVICE OPERATES AT A GIVEN OUTPUT POWER, VOLTAGE, AND FREQUENCY.


RF POWER MOSFET CONSIDERATIONS

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between the terminals. The metal oxide gate structure determines the capacitors from gate-to-drain (C_{gd}), and gate-to-source (C_{gs}). The PN junction formed during the fabrication of the FET results in a junction capacitance from drain-to-source (C_{ds}).

These capacitances are characterized as input (C_{iss}), output (C_{oss}) and reverse transfer (C_{rss}) capacitances on data sheets. The relationships between the inter-terminal capacitances and those given on data sheets are shown below. The C_{iss} can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- Positive voltage of the drain in respect to source and zero volts at the gate. In the latter case the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



LINEARITY AND GAIN CHARACTERISTICS

In addition to the typical IMD and power gain data presented, Figure 3 may give the designer additional information on the capabilities of this device. The graph represents the small signal unity current gain frequency at a given drain current level. This is equivalent to f_T for bipolar transistors. Since this test is performed at a fast sweep speed, heating of the device does not occur. Thus, in normal use, the higher temperatures may degrade these characteristics to some extent

DRAIN CHARACTERISTICS

One figure of merit for a FET is its static resistance in the full-on condition. This on-resistance, $V_{DS(on)}$, occurs in the linear region of the output characteristic and is specified under specific test conditions for gate-source voltage and drain current. For MOSFETs, $V_{DS(on)}$ has a positive temperature coefficient and constitutes an important design consideration at high temperatures, because it contributes to the power dissipation within the device.

GATE CHARACTERISTICS

The gate of the FET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The input resistance is very high — on the order of 10⁹ ohms — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage slightly in excess of the gate-to-source threshold voltage, VGS(th)

Gate Voltage Rating — Never exceed the gate voltage rating. Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate-to-source. If gate protection is required, an external zener diode is recommended.

Using a resistor to keep the gate-to-source impedance low also helps damp transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate-drain capacitance. If the gate-to-source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate-threshold voltage and turn the device on.

HANDLING CONSIDERATIONS

When shipping, the devices should be transported only in antistatic bags or conductive foam. Upon removal from the packaging, careful handling procedures should be adhered to. Those handling the devices should wear grounding straps and devices not in the antistatic packaging should be kept in metal tote bins. MOSFETs should be handled by the case and not by the leads, and when testing the device, all leads should make good electrical contact before voltage is applied. As a final note, when placing the FET into the system it is designed for, soldering should be done with a grounded iron.

DESIGN CONSIDERATIONS

The MRF175L is a RF power N-channel enhancement mode field-effect transistor (FETs) designed for HF, VHF and UHF power amplifier applications. Motorola FETs feature a vertical structure with a planar design.

Motorola Application Note AN211A, FETs in Theory and Practice, is suggested reading for those not familiar with the construction and characteristics of FETs.

The major advantages of RF power FETs include high gain, low noise, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage. Power output can be varied over a wide range with a low power dc control signal

DC BIAS

The MRF175L is an enhancement mode FET and, therefore, does not conduct when drain voltage is applied. Drain current flows when a positive voltage is applied to the gate. RF power FETs require forward bias for optimum performance. The value of quiescent drain current (IpQ) is not critical for many applications. The MRF175L was characterized at IpQ = 100 mA, each side, which is the suggested minimum value of IpQ. For special applications such as linear amplification, IpQ may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may be just a simple resistive divider network. Some applications may require a more elaborate bias sytem.

GAIN CONTROL

Power output of the MRF175L may be controlled from its rated value down to zero (negative gain) by varying the dc gate voltage. This feature facilitates the design of manual gain control, AGC/ALC and modulation systems.

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

The RF MOSFET Line RF Power Field-Effect Transistors

N-Channel Enhancement-Mode

... designed for broadband commercial and military applications using push pull circuits at frequencies to 500 MHz. The high power, high gain and broadband performance of these devices makes possible solid state transmitters for FM broadcast or TV channel frequency bands.

Electrical Performance

MRF176GV @ 50 V, 225 MHz ("V" Suffix)

Output Power — 200 Watts Power Gain — 17 dB Typ Efficiency — 55% Typ

MRF176GU @ 50 V, 400 MHz ("U" Suffix)


Output Power — 150 Watts Power Gain — 14 dB Typ

Efficiency — 50% Typ

- 100% Ruggedness Tested At Rated Output Power
- Low Thermal Resistance
- Low C_{rss} 7.0 pF Typ @ V_{DS} = 50 V

MRF176GV MRF176GU

200/150 W, 50 V, 500 MHz N-CHANNEL MOS BROADBAND RF POWER FETS



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	125	Vdc
Gate-Source Voltage	V _{GS}	±40	Vdc
Drain Current — Continuous	I _D	16	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	PD	400 2.27	Watts W/°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Junction Temperature	TJ	200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{OJC}	0.44	°C/W

Handling and Packaging — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)					
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 100 mA)	V _{(BR)DSS}	125		_	Vdc
Zero Gate Voltage Drain Current (V _{DS} = 50 V, V _{GS} = 0)	IDSS	_	_	2.5	mAdc
Gate-Body Leakage Current (VGS = 20 V, V _{DS} = 0)	lgss	_	_	1.0	μAdc

NOTE:

1. Each side of device measured separately.


(continued)

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
ON CHARACTERISTICS (1)					
Gate Threshold Voltage (V _{DS} = 10 V, I _D = 100 mA)	V _{GS(th)}	1.0	3.0	6.0	Vdc
Drain-Source On-Voltage (VGS = 10 V, ID = 5.0 A)	V _{DS(on)}	_	_	5.0	Vdc
Forward Transconductance (V _{DS} = 10 V, I _D = 2.5 A)	9fs	2.0	3.0		mhos
DYNAMIC CHARACTERISTICS (1)					
Input Capacitance (V _{DS} = 50 V, V _{GS} = 0, f = 1.0 MHz)	C _{iss}	-	180		pF
Output Capacitance (VDS = 50 V, VGS = 0, f = 1.0 MHz)	Coss	_	110		pF
Reverse Transfer Capacitance (V _{DS} = 50 V, V _{GS} = 0, f = 1.0 MHz)	C _{rss}	_	7.0		pF
FUNCTIONAL CHARACTERISTICS — MRF176GV (2) (Figure	e 1)				
Common Source Power Gain (V _{DD} = 50 Vdc, P _{out} = 200 W, f = 225 MHz, I _{DQ} = 2.0 x 100 mA)	G _{ps}	15	17	_	dB
Drain Efficiency (V _{DD} = 50 Vdc, P _{out} = 200 W, f = 225 MHz, I _{DQ} = 2.0 x 100 mA)	η	50	55	_	%
Electrical Ruggedness (V _{DD} = 50 Vdc, P _{Out} = 200 W, f = 225 MHz, I _{DQ} = 2.0 x 100 mA, VSWR 10:1 at all Phase Angles)	Ψ	N	lo Degradation	in Output Po	wer

NOTES:

- 1. Each side of device measured separately.
- 2. Measured in push-pull configuration.



C1 — Arco 404, 8.0-60 pF

C2, C3, C6, C8 - 1000 pF Chip

C4, C9 - 0.1 µF Chip

C5 - 180 pF Chip

C7 - Arco 403, 3.0-35 pF

C10 — 0.47 μF Chip, Kernet 1215 or Equivalent

L1 — 10 Tums AWG #16 Enameled Wire, Close Wound, 1/4" I.D.

Board material — .062" fiberglass (G10),

Two sided, 1 oz. copper, $\varepsilon_{\Gamma} \cong 5$

Unless otherwise noted, all chip capacitors are ATC Type 100 or Equivalent

L2 — Ferrite Beads of Suitable Material for 1.5–2.0 μH, Total Inductance

R1 - 100 Ohms, 1/2 W

R2 -- 1.0 kOhms, 1/2 W

T1 — 4:1 Impedance Ratio RF Transformer. Can Be Made of 25 Ohm Semirigid Co-Ax, 47-62 Mils O.D.

T2 — 1:4 Impedance Ratio RF Transformer. Can Be Made of 25 Ohm Semirigid Co-Ax, 62–90 Mils O.D.

NOTE: For stability, the input transformer T1 should be loaded with ferrite toroids or beads to increase the common mode inductance. For operation below 100 MHz. The same is required for the output transformer.


Figure 1. 225 MHz Test Circuit

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
FUNCTIONAL CHARACTERISTICS — MRF176GU (1) (Figure	2)				
Common Source Power Gain (V _{DD} = 50 Vdc, P _{out} = 150 W, f = 400 MHz, I _{DQ} = 2.0 x 100 mA)	G _{ps}	12	14	_	dB
Drain Efficiency ($V_{DD} = 50 \text{ Vdc}$, $P_{out} = 150 \text{ W}$, $f = 400 \text{ MHz}$, $I_{DQ} = 2.0 \times 100 \text{ mA}$)	η	45	50		%
Electrical Ruggedness (V _{DD} = 50 Vdc, P _{Out} = 150 W, f = 400 MHz, I _{DQ} = 2.0 x 100 mA, VSWR 10:1 at all Phase Angles)	Ψ	No Degradation in Output Power			ver


NOTE:


^{1.} Measured in push-pull configuration.




Ckt Board Material — .060″ teflon-fiberglass, copper clad both sides, 2 oz. copper, ϵ_{f} = 2.55

Figure 2. 400 MHz Test Circuit





* Data shown applies to each half of MRF176GV/GU






Figure 4. DC Safe Operating Area




Figure 5. Series Equivalent Input/Output Impedance




Figure 6. Capacitance versus Drain-Source Voltage*

* Data shown applies to each half of MRF176GV/GU




Figure 7. Power Gain versus Frequency






Figure 8. Power Input versus Power Output





Figure 9. Output Power versus Supply Voltage

TYPICAL CHARACTERISTICS MRF176GU



200 f = 400 MHz 180 Pout, OUTPUT POWER (WATTS) 160 500 MHz 140 120 100 60 V_{DD} = 50 V I_{DQ} = 2 x 100 mA 40 20 10 12 Pin, INPUT POWER (WATTS)

Figure 10. Output Power versus Input Power

Figure 11. Output Power versus Input Power




Figure 12. Output Power versus Supply Voltage


RF POWER MOSFET CONSIDERATIONS

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between the terminals. The metal oxide gate structure determines the capacitors from gate-to-drain (Cgd), and gate-to-source (Cgs). The PN junction formed during the fabrication of the MOSFET results in a junction capacitance from drain-to-source (Cds).

These capacitances are characterized as input ($C_{\rm iss}$), output ($C_{\rm OSS}$) and reverse transfer ($C_{\rm rss}$) capacitances on data sheets. The relationships between the inter-terminal capacitances and those given on data sheets are shown below. The $C_{\rm iss}$ can be specified in two ways:

- 1. Drain shorted to source and positive voltage at the gate.
- Positive voltage of the drain in respect to source and zero volts at the gate. In the latter case the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



The C_{ISS} given in the electrical characteristics table was measured using method 2 above. It should be noted that C_{ISS}, C_{OSS}, C_{TSS} are measured at zero drain current and are provided for general information about the device. They are not RF design parameters and no attempt should be made to use them as such

LINEARITY AND GAIN CHARACTERISTICS

In addition to the typical IMD and power gain, data presented in Figure 3 may give the designer additional information on the capabilities of this device. The graph represents the small signal unity current gain frequency at a given drain current level. This is equivalent to f \uparrow tor bipolar transistors. Since this test is performed at a fast sweep speed, heating of the device does not occur. Thus, in normal use, the higher temperatures may degrade these characteristics to some extent

DRAIN CHARACTERISTICS

One figure of merit for a FET is its static resistance in the full-on condition. This on-resistance, VDS(on), occurs in the linear region of the output characteristic and is specified under specific test conditions for gate-source voltage and drain current. For MOSFETs, VDS(on) has a positive temperature coefficient and constitutes an important design consideration at high temperatures, because it contributes to the power dissipation within the device.

GATE CHARACTERISTICS

The gate of the MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The input resistance is very high — on the order of 10⁹ ohms — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage slightly in excess of the gate-to-source threshold voltage, VGS(th).

Gate Voltage Rating — Never exceed the gate voltage rating (or any of the maximum ratings on the front page). Exceeding the rated VGS can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gates of this device are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — This device does not have an internal monolithic zener diode from gate-to-source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.

HANDLING CONSIDERATIONS

The gate of the MOSFET, which is electrically isolated from the rest of the die by a very thin layer of SiO₂, may be damaged if the power MOSFET is handled or installed improperly. Exceeding the 40 V maximum gate-to-source voltage rating, VGS(max), can rupture the gate insulation and destroy the FET. RF Power MOSFETs are not nearly as susceptible as CMOS devices to damage due to static discharge because the input capacitances of power MOSFETs are much larger and absorb more energy before being charged to the gate breakdown voltage. However, once breakdown begins, there is enough energy stored in the gate-source capacitance to ensure the complete perforation of the gate oxide. To avoid the possibility of device failure caused by static discharge, precautions similar to those taken with small-signal MOSFET and CMOS devices apply to power MOSFETs.

When shipping, the devices should be transported only in antistatic bags or conductive foam. Upon removal from the packaging, careful handling procedures should be adhered to. Those handling the devices should wear grounding straps and devices not in the antistatic packaging should be kept in metal tote bins. MOSFETs should be handled by the case and not by the leads, and when testing the device, all leads should make good electrical contact before voltage is applied. As a final note, when placing the FET into the system it is designed for, soldering should be done with grounded equipment.

The gate of the power MOSFET could still be in danger after the device is placed in the intended circuit. If the gate may see voltage transients which exceed VGS(max), the circuit designer should place a 40 V zener across the gate and source terminals to clamp any potentially destructive spikes. Using a resistor to keep the gate-to-source impedance low also helps damp transients and serves another important function. Voltage transients on the drain can be coupled to the gate through the parasitic gate-drain capacitance. If the gate-to-source impedance and the rate of voltage change on the drain are both high, then the signal coupled to the gate may be large enough to exceed the gate-threshold voltage and turn the device on.

DESIGN CONSIDERATIONS

The MRF176G is a RF power N-channel enhancement mode field-effect transistor (FETs) designed for VHF and

UHF power amplifier applications. Motorola RF MOSFETs feature a vertical structure with a planar design, thus avoiding the processing difficulties associated with V-groove MOS power FETs.

Motorola Application Note AN211A, FETs in Theory and Practice, is suggested reading for those not familiar with the construction and characteristics of FETs.

The major advantages of RF power FETs include high gain, low noise, simple bias systems, relative immunity from thermal runaway, and the ability to withstand severely mismatched loads without suffering damage. Power output can be varied over a wide range with a low power dc control signal, thus facilitating manual gain control, ALC and modulation.

DC BIAS

The MRF176G is an enhancement mode FET and, therefore, does not conduct when drain voltage is applied. Drain current flows when a positive voltage is applied to the gate.

RF power FETs require forward bias for optimum performance. The value of quiescent drain current (I_{DQ}) is not critical for many applications. The MRF176G was characterized at I_{DQ} = 100 mA, each side, which is the suggested minimum value of I_{DQ} . For special applications such as linear amplification, I_{DQ} may have to be selected to optimize the critical parameters.

The gate is a dc open circuit and draws no current. Therefore, the gate bias circuit may be just a simple resistive divider network. Some applications may require a more elaborate bias sytem.

GAIN CONTROL


Power output of the MRF176 may be controlled from its rated value down to zero (negative gain) by varying the dc gate voltage. This feature facilitates the design of manual gain control, AGC/ALC and modulation systems.


MOTOROLA SEMICONDUCTOR TECHNICAL DATA

The RF MOSFET Line **RF Power Field Effect Transistors**N-Channel Enhancement Mode MOSFETs

Designed for broadband commercial and military applications up to 400 MHz frequency range. Primarily used as drivers or output amplifiers in push-pull configurations. Can be used in manual gain control, ALC and modulation circuits.

- Typical Performance at 400 MHz, 28 V: Output Power — 100 W Gain — 12 dB Efficiency — 60%
- · Low Thermal Resistance
- Low C_{rss} 10 pF Typ @ V_{DS} = 28 Volts
- Ruggedness Tested at Rated Output Power
- · Nitride Passivated Die for Enhanced Reliability
- Excellent Thermal Stability; Suited for Class A Operation






MRF177 MRF177M*

*Motorola Preferred Device

100 W, 28 V, 400 MHz N-CHANNEL BROADBAND RF POWER MOSFETs



CASE 744A-01, STYLE: MRF177



CASE 390B-01, STYLE 1 MRF177M

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	65	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0 \text{ M}\Omega$)	V _{DGR}	65	Vdc
Gate-Source Voltage	V _{GS}	±40	Vdc
Drain Current — Continuous	l _D	16	Adc
Total Device Dissipation @ T _C = 25°C (1) Derate above 25°C	PD	270 1.54	Watts W/°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Temperature Range	TJ	200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	ReJC	0.65	°C/W

NOTE:

1. Total device dissipation rating applies only when the device is operated as an RF push-pull amplifier.

NOTE — <u>CAUTION</u> — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

Preferred devices are Motorola recommended choices for future use and best overall value.

FLECTRICAL CHARACTERISTICS (To = 25°C unless otherwise noted.)

Characteristic (2)	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 50 mA)	V _{(BR)DSS}	65	_		Vdc
Zero Gate Voltage Drain Current (VDS = 28 V, VGS = 0)	IDSS	_	_	2.0	mAdc
Gate-Source Leakage Current (V _{GS} = 20 V, V _{DS} = 0)	IGSS	_	-	1.0	μAdc
ON CHARACTERISTICS (2)					
Gate Threshold Voltage (V _{DS} = 10 V, I _D = 50 mA)	VGS(th)	1.0	3.0	6.0	Vdc
Drain-Source On-Voltage (V _{GS} = 10 V, I _D = 3.0 A)	V _{DS(on)}	_	_	1.4	Vdc
Forward Transconductance (V _{DS} = 10 V, I _D = 2.0 A)	9fs	1.8	2.2	_	mhos
DYNAMIC CHARACTERISTICS (2)					
Input Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz)	C _{iss}	_	110	_	pF
Output Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz)	C _{oss}	_	105	_	pF
Reverse Transfer Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1.0 MHz)	C _{rss}	_	10		pF
FUNCTIONAL CHARACTERISTICS (Figures 7 & 8) (4)					
Common Source Power Gain (3) (V _{DD} = 28 Vdc, P _{Out} = 100 W, f = 400 MHz, I _{DQ} = 200 mA)	Gps	10	12	_	dB
Drain Efficiency (3) (V _{DD} = 28 Vdc, P _{Out} = 100 W, f = 400 MHz, I _{DQ} = 200 mA)	η	55	60	_	%
Electrical Ruggedness (3) (V _{DD} = 28 Vdc, P _{Out} = 100 W, f = 400 MHz, I _{DQ} = 200 mA, Load VSWR = 30:1, All Phase Angles At Frequency of Test)	Ψ		No Degr in Outpu Before & /	t Power	
TYPICAL INPUT/OUTPUT DEVICE IMPEDANCES MRF177					
Series Equivalent Input Impedance (V _{DD} = 28 V, I _{DQ} = 200 mA, P _{Dut} = 100 W, f = 400 MHz)	Z _{in}		2.35 + j0.4	_	Ohms
Series Equivalent Output Impedance (V _{DD} = 28 V, I _{DQ} = 200 mA, P _{Out} = 100 W, f = 400 MHz)	Z _{out}	_	3.2 – j1.38	_	Ohms
MRF177M					
Series Equivalent Input Impedance (V _{DD} = 28 V, I _{DQ} = 200 mA, P _{out} = 100 W, f = 400 MHz)	Z _{in}		2.64 + j1.64	_	Ohms
Series Equivalent Output Impedance (V _{DD} = 28 V, I _{DQ} = 200 mA, P _{out} = 100 W, f = 400 MHz)	Z _{out}	_	3.15 + j0.05	_	Ohms

NOTES:

- 1. Note each transistor chip measured separately
- Both transistor chips operating in push-pull amplifier
 RF functional specification is the same for MRF177 & MRF177M




Figure 1. Output Power versus Input Power




Figure 2. Output Power versus Input Power




Figure 3. Output Power versus Supply Voltage




Figure 4. Output Power versus Gate Voltage




Figure 5. Capacitance versus Drain Voltage





Figure 6. DC Safe Operating Area







Figure 7. Test Circuit Electrical Schematic — MRF177







Figure 8. Test Fixture Electrical Schematic — MRF177M






Figure 9. Broadband Amplifier Schematic — MRF177M




Figure 10. Test Fixture — MRF177




Figure 11. Photomaster for MRF177 Test Fixture

MOTOROLA RF DEVICE DATA

MRF177•MRF177M
2-271




Figure 12. Test Fixture — MRF177M




Figure 13 — Photomaster for MRF177M Test Fixture

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information


The RF MOSFET Line

RF Power

Field Effect Transistors

N-Channel Enhancement-Mode Lateral MOSFETs


- · High gain, rugged device
- Broadband performance from HF to 1 GHz.
- Bottom side source eliminates DC isolators, reducing common mode inductances.



MRF182

Motorola Preferred Device

30 W, 1.0 GHz, 28 VOLTS LATERAL N-CHANNEL BROADBAND RF POWER MOSFET



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	65	Vdc
Gate-Source Voltage	V _{GS}	±20	Vdc
Storage Temperature Range	T _{stg}	- 65 to +150	°C
Operating Junction Temperature	Tj	200	°C

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (VGS = 0, I _D = 1 mA)	V _{(BR)DSS}	65	_	-	Vdc
Zero Gate Voltage Drain Current (VDS = 28 V, VGS = 0)	IDSS		_	1	mAdc
Gate-Source Leakage Current (VGS = 20 V, VDS = 0)	lgss	-	_	1	μAdc

(continued)


NOTE — **CAUTION** — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS — continued ($T_C = 25$ °C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
ON CHARACTERISTICS					
Gate Threshold Voltage (V _{DS} = 10 V, I _D = 50 mA)	V _{GS(th)}	1	3	5	Vdc
Drain-Source On-Voltage (VGS = 10 V, I _D = 1 A)	V _{DS(on)}		0.34		Vdc
Forward Transconductance (V _{DS} = 10 V, I _D = 3 A)	9fs		1.8	_	S
DYNAMIC CHARACTERISTICS					
Input Capacitance (Vps = 28 V, Vgs = 0, f = 1 MHz)	C _{iss}	_	53	1	pF
Output Capacitance (VDS = 28 V, VGS = 0, f = 1 MHz)	C _{oss}	_	26	-	pF
Reverse Transfer Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1 MHz)	C _{rss}	_	2.6	_	pF
FUNCTIONAL CHARACTERISTICS					
Common Source Power Gain (V _{DD} = 28 Vdc, P _{Out} = 30 W, I _{DQ} = 50 mA, f = 1 GHz)	G _{ps}	_	13		dB
Drain Efficiency (V _{DD} = 28 Vdc, P _{out} = 30 W, I _{DQ} = 50 mA, f = 1 GHz)	η	_	55	_	%
Series Equivalent Input Impedance (VDD = 28 Vdc, Pout = 30 W, IDQ = 50 mA, f = 1 GHz)	Z _{in}	_	0.63 + j1.1	_	ohms
Series Equivalent Output Impedance (VDD = 28 Vdc, Pout = 30 W, IDQ = 50 mA, f = 1 GHz)	Z _{out}		1.70 – j2.3	_	ohms






Figure 1. Output Power versus Input Power at 1 GHz

Figure 2. Power Gain versus Output Power at 1 GHz




Figure 3. Drain Efficiency versus Output Power at 1 GHz

MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information


The RF MOSFET Line

RF Power

Field Effect Transistors

N-Channel Enhancement-Mode Lateral MOSFETs


- · High gain, rugged device
- Broadband performance from HF to 1 GHz.
- Bottom side source eliminates DC isolators, reducing common mode inductances.



MRF183

Motorola Preferred Device

45 W, 1.0 GHz, 28 VOLTS LATERAL N-CHANNEL BROADBAND RF POWER MOSFET



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	65	Vdc
Gate-Source Voltage	V _{GS}	±20	Vdc
Storage Temperature Range	T _{stg}	- 65 to +150	•€
Operating Junction Temperature	TJ	200	.€

ELECTRICAL CHARACTERISTICS ($T_C = 25^{\circ}C$ unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 1 mA)	V _{(BR)DSS}	65	_	_	Vdc
Zero Gate Voltage Drain Current (VDS = 28 V, VGS = 0)	IDSS	-	_	1	mAdc
Gate-Source Leakage Current (V _{GS} = 20 V, V _{DS} = 0)	lgss	_	_	1	μAdc

(continued)


NOTE — <u>CAUTION</u> — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

Preferred devices are Motorola recommended choices for future use and best overall value.

ELECTRICAL CHARACTERISTICS — continued (T_C = 25°C unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
ON CHARACTERISTICS					
Gate Threshold Voltage (V _{DS} = 10 V, I _D = 75 mA)	V _{GS(th)}	1	3	5	Vdc
Drain-Source On-Voltage (V _{GS} = 10 V, I _D = 1 A)	V _{DS(on)}	_	0.23		Vdc
Forward Transconductance (V _{DS} = 10 V, I _D = 3 A)	9fs	_	2.6	_	S
DYNAMIC CHARACTERISTICS					-
Input Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1 MHz)	C _{iss}	_	82		pF
Output Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1 MHz)	Coss	-	38	_	pF
Reverse Transfer Capacitance (V _{DS} = 28 V, V _{GS} = 0, f = 1 MHz)	C _{rss}	-	3.8	_	pF
FUNCTIONAL CHARACTERISTICS					
Common Source Power Gain (V _{DD} = 28 Vdc, P _{OUt} = 45 W, I _{DQ} = 75 mA, f = 1 GHz)	G _{ps}	_	12	_	dB
Drain Efficiency (V _{DD} = 28 Vdc, P _{Out} = 45 W, I _{DQ} = 75 mA, f = 1 GHz)	η	_	55	_	%
Series Equivalent Input Impedance (V _{DD} = 28 Vdc, P _{Out} = 45 W, I _{DQ} = 75 mA, f = 1 GHz)	Z _{in}	_	0.65 + j0.24	_	ohms
Series Equivalent Output Impedance (VDD = 28 Vdc, Pout = 45 W, IDO = 75 mA, f = 1 GHz)	Z _{out}	_	1.38 – j1.89		ohms



16
14
12
VDD = 28 Vdc
IDQ = 75 mA
f = 1 GHz

10
10
10
20
30
40
50
60

Pout, OUTPUT POWER (WATTS)

Figure 1. Output Power versus Input Power at 1 GHz

Figure 2. Power Gain versus Output Power at 1 GHz




Figure 3. Drain Efficiency versus Output Power at 1 GHz