


MTM1224, MTM1225 MTP1224, MTP1225

Designers Data Sheet

N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as line operated switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds – Switching Times Specified at 100°C
- Designers Data – IDSS, VDS(on) and SOA Specified at Elevated Temperature
- Rugged – SOA is Power Dissipation Limited
- Source to Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement, VG(th) = 0 Volts (max)



MAXIMUM RATINGS

Rating	Symbol	MTM1224 MTP1224	MTM1225 MTP1225	Unit
Drain – Source Voltage	V _{DSS}	60	100	Vdc
Drain – Gate Voltage	V _{DGO}	60	100	Vdc
Gate – Source Voltage	V _{GS}	-20	-	Vdc
Drain Current Continuous	I _D	12	-	Adc
Pulsed	I _{DM}	30	-	Adc
Gate Current – Pulsed	I _{GM}	1.5	-	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	75	0.6	Watts
Operating and Storage Temperature Range	T _J , T _{Stg}	-65 to 150	-	°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	R _{HJC}	1.67	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T _L	275	°C

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.


TMOS is a trademark of Motorola Inc.

12 AMPERE

N-CHANNEL TMOS POWER FET

60 and 100 VOLTS


MTM1224
MTM1225



CASE 1-04
TO-3 TYPE

	MILLIMETERS	INCHES
DIM A	29.37	1.156
B	21.00	0.828
C	6.35	0.252
D	0.97	0.038
E	1.40	0.055
F	29.90	1.177
G	1.50	0.059
H	5.33	0.210
J	16.64	0.654
K	11.18	0.440
O	3.81	0.150
R	—	—
U	2.54	0.100

MTP1224
MTP1225



CASE 221A-02
TO-220AB

	MILLIMETERS	INCHES
DIM A	15.11	0.595
B	9.65	0.380
C	4.06	0.160
D	0.64	0.025
E	3.61	0.142
F	2.41	0.095
G	2.00	0.079
H	1.38	0.054
I	1.70	0.067
J	1.14	0.045
K	4.83	0.190
L	2.54	0.100
M	2.00	0.079
N	1.14	0.045
O	5.97	0.235
P	0.76	0.030
Q	1.14	0.045

MTM1224 • MTM1225 • MTP1224 • MTP1225

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 10 \text{ mA}$)	$V_{(BR)DSS}$	60 100	—	Vdc
MTM1224/MTP1224 MTM1225/MTP1225			—	
Zero Gate Voltage Drain Current ($V_{DS} = 0.85 \text{ V}$, $V_{DSS} = 0$, $T_C = 100^\circ\text{C}$)	I_{DSS}	— —	0.25 2.5	mA dc
Gate-Body Leakage Current ($V_{GS} = 20 \text{ Vdc}$, $V_{DS} = 0$)	I_{GSS}	—	500	nA dc

ON CHARACTERISTICS*

Gate Threshold Voltage ($I_D = 1.0 \text{ mA}$, $V_{DS} = V_{GS}$)	$V_{GS(\text{th})}$	1.5	4.0	Vdc
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 6.0 \text{ Adc}$) ($I_D = 12 \text{ Adc}$) ($I_D = 6.0 \text{ Adc}$, $T_C = 100^\circ\text{C}$)	$V_{DS(\text{on})}$	— — —	1.5 3.0 2.5	Vdc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ Vdc}$, $I_D = 6.0 \text{ Adc}$)	$r_{DS(\text{on})}$	—	0.25	Ohms
Forward Transconductance ($V_{DS} = 10 \text{ V}$, $I_D = 6.0 \text{ A}$)	g_f	3.0	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance ($V_{DS} = 25 \text{ V}$, $V_{GS} = 0$, $f = 1 \text{ MHz}$)	C_{iss}	—	1200	pF
Output Capacitance ($V_{DS} = 25 \text{ V}$, $V_{GS} = 0$, $f = 1 \text{ MHz}$)	C_{oss}	—	500	pF
Reverse Transfer Capacitance ($V_{DS} = 25 \text{ V}$, $V_{GS} = 0$, $f = 1 \text{ MHz}$)	C_{rss}	—	120	pF

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)

Turn-On Delay Time ($V_{DS} = 25 \text{ V}$, $I_D = 2.5 \text{ A}$, $R_{gen} = 50 \text{ ohms}$)	$t_{d(on)}$	—	50	ns
Rise Time ($V_{DS} = 25 \text{ V}$, $I_D = 2.5 \text{ A}$, $R_{gen} = 50 \text{ ohms}$)	t_r	—	100	ns
Turn-Off Delay Time ($V_{DS} = 25 \text{ V}$, $I_D = 2.5 \text{ A}$, $R_{gen} = 50 \text{ ohms}$)	$t_{d(off)}$	—	200	ns
Fall Time ($V_{DS} = 25 \text{ V}$, $I_D = 2.5 \text{ A}$, $R_{gen} = 50 \text{ ohms}$)	t_f	—	100	ns

SOURCE DRAIN DIODE CHARACTERISTICS*

Characteristic	Symbol	Typ	Unit
Forward On-Voltage	V_{SD}	1.3	Vdc
Forward Turn-On Time	t_{on}	250	ns
Reverse Recovery Time	t_{rr}	325	ns

* Pulse Test: Pulse Width = 300 μs , Duty Cycle = 2%

RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



TYPICAL CHARACTERISTICS

FIGURE 3 – OUTPUT CHARACTERISTICS




FIGURE 5 – GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 7 – ON-VOLTAGE versus TEMPERATURE




FIGURE 4 – ON-REGION CHARACTERISTICS




FIGURE 6 – TRANSFER CHARACTERISTICS





FIGURE 8 – CAPACITANCE VARIATION



TYPICAL CHARACTERISTICS

FIGURE 9 — ON-RESISTANCE versus DRAIN CURRENT





FIGURE 10 — ON-VOLTAGE VARIATION



THERMAL RESPONSE

FIGURE 11 — MTM1224/MTM1225







FIGURE 12 — MTP1224/MTP1225



SAFE OPERATING AREA INFORMATION

FIGURE 13 — MAXIMUM RATED FORWARD BIASED
SAFE OPERATING AREAFIGURE 14 — MAXIMUM RATED SWITCHING
SAFE OPERATING AREA

FORWARD BIASED

The data of Figure 13 is based on $T_C = 25^\circ\text{C}$; $T_{J(\text{pk})}$ is a variable depending on the power level. The allowable current at the voltages shown in Figure 13 may be calculated for any case temperature with the aid of the following equation

$$I_D(T_C) = I_D(25^\circ\text{C}) \left[1 - \frac{T_C - 25^\circ\text{C}}{P_D R_{IIJC}} \right]$$

where

$I_D(T_C)$ = the maximum allowable current at a case temperature, T_C

$I_D(25^\circ\text{C})$ = the maximum allowable current at a given voltage from Figure 13

P_D = the rated power dissipation at $T_C = 25^\circ\text{C}$

R_{IIJC} = the rated steady state thermal resistance

For various pulse widths and duty cycles, substitute $R_{IIJC(t)}$ determined from Figures 11 and 12 for R_{IIJC}

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 14, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 14 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond

TMOS POWER FET CONSIDERATIONS

Switching Speed — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

Transfer Characteristics — The transfer characteristics are linear at drain currents of 500 mA (See Figure 6). Linear amplifiers with high frequency response can be designed using this product.

Gate Voltage Rating — Never exceed the gate voltage rating of ± 20 V. Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the

devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.

Handling and Packaging — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.

TMOS SOURCE TO DRAIN DIODE CHARACTERISTICS

In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 15. Reversal of the drain voltage will cause current flow in the reverse direction. This

diode may be used in circuits requiring external fast recovery diodes, therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.

FIGURE 15 — TMOS FET WITH SOURCE-TO-DRAIN DIODE




FIGURE 17 — DIODE TURN-ON WAVEFORMS




FIGURE 16 — DIODE TURN-ON TEST CIRCUIT




FIGURE 18 — REVERSE RECOVERY CHARACTERISTIC





FIGURE 19 — JEDEC REVERSE RECOVERY CIRCUIT



$R_1 = 50 \Omega$
 $R_2 = 250 \Omega$
 $D_1 = 1N4723$
 $D_2 = 1N4001$
 $D_3 = 1N4933$
 $SCR_1 = MCR729\ 10$
 $C_1 = 0.5\text{ to }50\ \mu F$
 $C_2 = 4000\ \mu F$
 $L_1 = 1.0 - 27\ \mu H$
 $T_1 = \text{Variac Adjusts } I_{(PK)} \text{ and } di/dt$
 $T_2 = 1.1$
 $T_3 = 1.1 \text{ (to trigger circuit)}$

Motorola reserves the right to make changes to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.