



**MOTOROLA**


**MTM3N35, MTM3N40  
MTP3N35, MTP3N40**

## Designer's Data Sheet

### N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as line operated switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designers Data —  $I_{DSS}$ ,  $V_{DS(on)}$ ,  $V_{GS(th)}$  and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source to Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement,  $V_{G(th)} = 4.5$  Volts (max)



### MAXIMUM RATINGS

Rating	Symbol	MTM3N3 MTP3N35	MTM3N40 MTP3N40	Unit
Drain — Source Voltage	$V_{DSS}$	350	400	Vdc
Drain — Gate Voltage ( $R_{GS} = 1.0 \text{ M}\Omega$ )	$V_{DGR}$	350	400	Vdc
Gate — Source Voltage	$V_{GS}$	$\pm 20$		Vdc
Drain Current Continuous Pulsed	$I_D$ $I_{DM}$	3.0 8.0		Adc
Gate Current — Pulsed	$I_{GM}$	1.5		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	75 0.6		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to 150		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C}/\text{W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	$T_L$	275	$^\circ\text{C}$

### Designer's Data for "Worst Case" Conditions


The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

**3 AMPERE**

### N-CHANNEL TMOS POWER FET

$I_{DS(on)} = 3.3 \text{ OHMS}$   
350 and 400 VOLTS

**MTM3N35  
MTM3N40**




STYLE 3  
PIN 1. GATE  
2. SOURCE  
CASE DRAIN

USE CASE 1-05  
TO-3 TYPE

MILLIMETERS		INCHES		
DIM	MIN	MM	MIN	MAX
A	-	39.37	-	1.556
B	-	21.02	-	0.828
C	6.35	1.72	0.250	0.300
D	0.37	1.08	0.038	0.043
E	1.40	1.78	0.055	0.070
F	30.15	1.19	1.187	1.250
G	10.92	0.43	0.430	0.500
H	0.46	1.17	0.018	0.025
I	16.00	0.63	0.635	0.650
K	11.18	17.19	0.440	0.480
Q	3.81	4.19	0.150	0.165
R	-	26.67	-	1.050
U	4.83	5.33	0.190	0.210
V	3.81	4.19	0.150	0.165

**MTP3N35  
MTP3N40**



STYLE 5:  
PIN 1. GATE  
2. DRAIN  
3. SOURCE  
4. DRAIN

CASE 221A-02  
TO-220AB

MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX
B	9.65	15.75	0.385	0.620
C	2.79	3.30	0.110	0.126
D	0.36	0.56	0.014	0.022
E	15.11	15.29	0.595	0.620
F	4.06	4.82	0.160	0.190
G	1.81	3.13	0.071	0.120
H	2.41	2.67	0.095	0.105
I	2.79	3.30	0.110	0.130
J	0.36	0.56	0.014	0.022
K	12.70	14.27	0.500	0.562
L	1.27	1.75	0.050	0.065
M	4.83	5.33	0.190	0.210
N	2.54	3.04	0.100	0.120
O	2.04	2.79	0.080	0.110
P	1.14	1.39	0.045	0.056
Q	5.97	6.48	0.235	0.255
R	0.76	1.27	0.030	0.050
S	1.14	1.39	0.045	0.056
T	5.97	6.48	0.235	0.255
U	1.14	1.39	0.045	0.056
V	1.14	1.39	0.045	0.056

**3**

**ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Drain-Source Breakdown Voltage ( $V_{GS} = 0$ , $I_D = 5.0 \text{ mA}$ )	$V_{(BR)DSS}$	350 400	—	Vdc
MTM3N35/MTP3N35 MTM3N40/MTP3N40				
Zero Gate Voltage Drain Current ( $V_{DS} = 0.85$ Rated $V_{DSS}$ , $V_{GS} = 0$ ) $T_J = 100^\circ\text{C}$	$I_{DSS}$	— —	0.25 2.5	mA dc
Gate-Body Leakage Current ( $V_{GS} = 20 \text{ Vdc}$ , $V_{DS} = 0$ )	$I_{GSS}$	—	500	nA dc
<b>ON CHARACTERISTICS*</b>				
Gate Threshold Voltage ( $I_D = 1.0 \text{ mA}$ , $V_{DS} = V_{GS}$ ) $T_J = 100^\circ\text{C}$	$V_{GS(\text{th})}$	2.0 1.5	4.5 4.0	Vdc
Drain-Source On-Voltage ( $V_{GS} = 10 \text{ V}$ ) ( $I_D = 1.5 \text{ Adc}$ ) ( $I_D = 3.0 \text{ Adc}$ ) ( $I_D = 1.5 \text{ Adc}$ , $T_J = 100^\circ\text{C}$ )	$V_{DS(\text{on})}$	— — —	5.0 12 10	Vdc
Static Drain-Source On-Resistance ( $V_{GS} = 10 \text{ Vdc}$ , $I_D = 1.5 \text{ Adc}$ )	$r_{DS(\text{on})}$	—	3.3	Ohms
Forward Transconductance ( $V_{DS} = 15 \text{ V}$ , $I_D = 1.5 \text{ A}$ )	$g_{fs}$	0.75	—	mhos
<b>SAFE OPERATING AREAS</b>				
Forward Biased Safe Operating Area	FBSOA	See Figure 9		
Switching Safe Operating Area	SSOA	See Figure 10		
<b>DYNAMIC CHARACTERISTICS</b>				
Input Capacitance	$C_{iss}$	—	500	pF
Output Capacitance	$C_{oss}$	—	100	pF
Reverse Transfer Capacitance	$C_{rss}$	—	50	pF
<b>SWITCHING CHARACTERISTICS* (<math>T_J = 100^\circ\text{C}</math>)</b>				
Turn-On Delay Time	$t_{d(on)}$	—	40	ns
Rise Time	$t_r$	—	60	ns
Turn-Off Delay Time	$t_{d(off)}$	—	60	ns
Fall Time	$t_f$	—	30	ns
<b>SOURCE DRAIN DIODE CHARACTERISTICS*</b>				
Characteristic	Symbol	Typ	Unit	
Forward On-Voltage	$V_{SD}$	1.0	Vdc	
Forward Turn-On Time	$t_{on}$	190	ns	
Reverse Recovery Time	$t_{rr}$	300	ns	

\*Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .**RESISTIVE SWITCHING**

FIGURE 1 - SWITCHING TEST CIRCUIT





FIGURE 2 - SWITCHING WAVEFORMS



## TYPICAL CHARACTERISTICS

FIGURE 3 — OUTPUT CHARACTERISTICS




FIGURE 4 — ON-CHARACTERISTICS




FIGURE 6 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE (NORMALIZED)




FIGURE 6 — TRANSFER CHARACTERISTICS




FIGURE 7 — ON-RESISTANCE versus DRAIN CURRENT







FIGURE 8 — CAPACITANCE VARIATION



## SAFE OPERATING AREA INFORMATION

FIGURE 9 — MAXIMUM RATED FORWARD BIASED  
SAFE OPERATING AREAFIGURE 10 — MAXIMUM RATED SWITCHING  
SAFE OPERATING AREA

## FORWARD BIASED

The data of Figure 9 is based on  $T_C = 25^\circ\text{C}$ ;  $T_J(\text{pk})$  is a variable depending on the power level. The allowable current at the voltages shown in Figure 9 may be calculated for any case temperature with the aid of the following equation:

$$I_D(T_C) = I_D(25^\circ\text{C}) \left[ 1 - \frac{T_C - 25^\circ\text{C}}{P_D R_{\theta JC}} \right]$$

where

$I_D(T_C)$  = the maximum allowable current at a case temperature,  $T_C$ .

$I_D(25^\circ\text{C})$  = the maximum allowable current at a given voltage from Figure 9.

$P_D$  = the rated power dissipation at  $T_C = 25^\circ\text{C}$ .

$R_{\theta JC}$  = the rated steady state thermal resistance

For various pulse widths and duty cycles, substitute  $R_{\theta JC}(t)$  determined from Figures 11 and 12 for  $R_{\theta JC}$ .

## SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 10, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 10 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

## THERMAL RESPONSE

FIGURE 11 — MTM3N35/MTM3N40





FIGURE 12 — MTP3N35/MTP3N40



## TMOS POWER FET CONSIDERATIONS

**Switching Speed** — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

**Transfer Characteristics** — The transfer characteristics are linear at drain currents of 500 mA. (See Figure 6.) Linear amplifiers with high frequency response can be designed using this product.

**Gate Voltage Rating** — Never exceed the gate voltage rating of  $\pm 20$  V. Exceeding the rated  $V_{GS}$  can result in permanent damage to the oxide layer in the gate region.

**Gate Termination** — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the

devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

**Gate Protection** — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.


**Handling and Packaging** — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.

### TMOS SOURCE TO DRAIN DIODE CHARACTERISTICS


In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 11. Reversal of the drain voltage will cause current flow in the reverse direction. This

diode may be used in circuits requiring external fast recovery diodes, therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.


**FIGURE 13 — TMOS FET WITH SOURCE-TO-DRAIN DIODE**




**FIGURE 15 — DIODE TURN-ON WAVEFORMS**




**FIGURE 14 — DIODE TURN-ON TEST CIRCUIT**



**FIGURE 16 — REVERSE RECOVERY CHARACTERISTIC**



**FIGURE 17 — JEDEC REVERSE RECOVERY CIRCUIT**





**MOTOROLA**


**MTM3N55, MTM3N60  
MTP3N55, MTP3N60**

## Designer's Data Sheet

### N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as line operated switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data —  $I_{DSS}$ ,  $V_{DS(on)}$  and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source to Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement,  $V_{G(th)} = 4.5$  Volts (max)



### MAXIMUM RATINGS

Rating	Symbol	MTM3N55 MTP3N55	MTM3N60 MTP3N60	Unit
Drain — Source Voltage	$V_{DSS}$	550	600	Vdc
Drain — Gate Voltage ( $R_{GS} = 1.0 \text{ m}\Omega$ )	$V_{DGR}$	550	600	Vdc
Gate — Source Voltage	$V_{GS}$	$\pm 20$		Vdc
Drain Current Continuous Pulsed	$I_D$ $I_{DM}$	3.0 10		Adc
Gate Current — Pulsed	$I_{GM}$	1.5		Adc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above $25^\circ\text{C}$	$P_D$	75 0.6		Watts W/ $^\circ\text{C}$
Operating and Storage Temperature Range	$T_J, T_{stg}$	-65 to 150		$^\circ\text{C}$

### THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	$R_{\theta JC}$	1.67	$^\circ\text{C/W}$
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	$T_L$	275	$^\circ\text{C}$

### Designer's Data for "Worst Case" Conditions


The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

### 3 AMPERE

### N-CHANNEL TMOS POWER FET

$r_{DS(on)} = 2.5 \text{ OHMS}$   
550 and 600 VOLTS


#### MTM3N55 MTM3N60



#### CASE 1-05 TO-3

	millimeters	inches
DIM	MIN MAX	MIN MAX
A	- 39.37	- 1.550
B	- 1.00	- 0.039
C	6.35 7.62	0.250 0.300
E	0.97 1.09	0.038 0.043
F	1.40 1.78	0.055 0.070
G	30.15 BSC	1.187 BSC
H	10.92 BSC	0.430 BSC
I	5.46 BSC	0.215 BSC
J	1.18 1.27	0.046 0.051
K	11.18 13.19	0.440 0.480
L	3.81 4.19	0.150 0.165
M	- 26.67	- 1.050
U	4.83 5.33	0.190 0.210
V	3.81 4.19	0.150 0.165

#### MTP3N55 MTP3N60



#### CASE 221A-02 TO-220AB

	millimeters	inches
DIM	MIN MAX	MIN MAX
A	15.11 19.75	0.595 0.770
B	9.85 12.29	0.386 0.480
C	4.82 5.10	0.190 0.200
D	0.64 0.75	0.025 0.030
F	3.61 3.73	0.142 0.147
G	2.41 2.67	0.095 0.105
H	2.79 3.30	0.110 0.130
J	0.36 0.56	0.014 0.022
K	12.70 14.27	0.500 0.562
L	1.16 1.27	0.045 0.051
M	5.33 5.60	0.210 0.220
N	2.54 3.04	0.100 0.120
R	2.04 2.78	0.080 0.110
S	1.14 1.39	0.045 0.055
T	5.97 6.48	0.235 0.255
U	0.76 1.27	0.030 0.050
V	1.14	0.045

ELECTRICAL CHARACTERISTICS ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
<b>OFF CHARACTERISTICS</b>				
Drain-Source Breakdown Voltage ( $V_{GS} = 0$ , $I_D = 5.0 \text{ mA}$ ) $V_{DS} = 0.85 \text{ Rated } V_{DSS}, V_{GS} = 0$ $T_J = 100^\circ\text{C}$	$V_{(BR)DSS}$	550 600	—	Vdc
Zero Gate Voltage Drain Current $V_{DS} = 0.85 \text{ Rated } V_{DSS}, V_{GS} = 0$ $T_J = 100^\circ\text{C}$	$I_{DSS}$	— —	0.25 2.5	mAdc
Gate-Body Leakage Current ( $V_{GS} = 20 \text{ Vdc}, V_{DS} = 0$ )	$I_{GSS}$	—	500	nAdc
<b>ON CHARACTERISTICS*</b>				
Gate Threshold Voltage ( $I_D = 1.0 \text{ mA}, V_{DS} = V_{GS}$ ) $T_J = 100^\circ\text{C}$	$V_{GS(\text{th})}$	2.0 1.5	4.5 4.0	Vdc
Drain-Source On-Voltage ( $V_{GS} = 10 \text{ V}$ ) ( $I_D = 1.5 \text{ Adc}$ ) ( $I_D = 3.0 \text{ Adc}$ ) ( $I_D = 1.5 \text{ Adc}, T_J = 100^\circ\text{C}$ )	$V_{DS(\text{on})}$	— — —	3.75 9.0 7.5	Vdc
Static Drain-Source On-Resistance ( $V_{GS} = 10 \text{ Vdc}, I_D = 1.5 \text{ Adc}$ )	$r_{DS(\text{on})}$	—	2.5	Ohms
Forward Transconductance ( $V_{DS} = 15 \text{ V}, I_D = 1.5 \text{ A}$ )	$\text{g}_f$	1.5	—	mhos
<b>SAFE OPERATING AREAS</b>				
Forward Biased Safe Operating Area	FBSOA	See Figure 9		
Switching Safe Operating Area	SSOA	See Figure 10		
<b>DYNAMIC CHARACTERISTICS</b>				
Input Capacitance	$C_{iss}$	—	1000	pF
Output Capacitance	$C_{oss}$	—	300	pF
Reverse Transfer Capacitance	$C_{rss}$	—	80	pF
<b>SWITCHING CHARACTERISTICS* (<math>T_J = 100^\circ\text{C}</math>)</b>				
Turn-On Delay Time	$t_{d(on)}$	—	50	ns
Rise Time	$t_r$	—	100	ns
Turn-Off Delay Time	$t_{d(off)}$	—	180	ns
Fall Time	$t_f$	—	80	ns
<b>SOURCE DRAIN DIODE CHARACTERISTICS*</b>				
Characteristic	Symbol	Typ	Unit	
Forward On-Voltage	$V_{SD}$	1.1	Vdc	
Forward Turn-On Time	$t_{on}$	70	ns	
Reverse Recovery Time	$t_{rr}$	165	ns	

\*Pulse Test: Pulse Width  $\leq 300 \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

## RESISTIVE SWITCHING

FIGURE 1 — SWITCHING TEST CIRCUIT













FIGURE 2 — SWITCHING WAVEFORMS



**FIGURE 3 — OUTPUT CHARACTERISTICS****FIGURE 4 — ON-REGION CHARACTERISTICS****FIGURE 5 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE****FIGURE 6 — TRANSFER CHARACTERISTICS****FIGURE 7 — ON-RESISTANCE versus DRAIN CURRENT****FIGURE 8 — CAPACITANCE VARIATION**

## SAFE OPERATING AREA INFORMATION

FIGURE 9 — MAXIMUM FORWARD BIASED  
SAFE OPERATING AREAFIGURE 10 — MAXIMUM RATED SWITCHING  
SAFE OPERATING AREA

## FORWARD BIASED

The data of Figure 9 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is a variable depending on the power level. The allowable current at the voltages shown in Figure 9 may be calculated for any case temperature with the aid of the following equation:

$$I_D(T_C) = I_D(25^\circ\text{C}) \left[ 1 - \frac{T_C - 25^\circ\text{C}}{P_D R_{\theta JC}} \right]$$

where

$I_D(T_C)$  = the maximum allowable current at a case temperature,  $T_C$ .

$I_D(25^\circ\text{C})$  = the maximum allowable current at a given voltage from Figure 9.

$P_D$  = the rated power dissipation at  $T_C = 25^\circ\text{C}$ .

$R_{\theta JC}$  = the rated steady state thermal resistance

For various pulse widths and duty cycles, substitute  $R_{\theta JC}(t)$  determined from Figures 11 and 12 for  $R_{\theta JC}$ .

## SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 10, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $|I_{DM}|$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 10 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

## TMOS POWER FET CONSIDERATIONS

**3**  
**Switching Speed** — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

**Transfer Characteristics** — The transfer characteristics are linear at drain currents of 2.0 Amps. (See Figure 6.) Linear amplifiers with high frequency response can be designed using this product.

**Gate Voltage Rating** — Never exceed the gate voltage rating of  $\pm 20$  V. Exceeding the rated  $V_{GS}$  can result in permanent damage to the oxide layer in the gate region.

**Gate Termination** — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the

devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

**Gate Protection** — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.

**Handling and Packaging** — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.

## THERMAL RESPONSE

FIGURE 11 — MTM3N55/MTM3N60





FIGURE 12 — MTP3N55/MTP3N60




### TMOS SOURCE TO DRAIN DIODE CHARACTERISTICS


In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 11. Reversal of the drain voltage will cause current flow in the reverse direction. This

diode may be used in circuits requiring external fast recovery diodes; therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.


**FIGURE 13 — TMOS FET WITH SOURCE-TO-DRAIN DIODE**




**FIGURE 15 — DIODE TURN-ON WAVEFORMS**



**FIGURE 14 — DIODE TURN-ON TEST CIRCUIT**



**FIGURE 16 — REVERSE RECOVERY CHARACTERISTIC**



**FIGURE 17 — JEDEC REVERSE RECOVERY CIRCUIT**

