


Designer's Data Sheet

N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as line operated switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source to Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement, V_{G(th)} = 4.5 Volts (max)





MAXIMUM RATINGS

Rating	Symbol	MTM6N55	MTM6N60	Unit
Drain — Source Voltage	VDSS	550	600	Vdc
Drain — Gate Voltage (R _{GS} = 1.0 mΩ)	VDGR	550 600		Vdc
Gate — Source Voltage	VGS	±	20	Vdc
Drain Current Continuous Pulsed	I _D	6.0 30		Adc
Gate Current — Pulsed	IGM	1.5		Adc
Total Power Dissipation @ T _C = 25°C	PD	150		Watts
Derate above 25°C		1.2		w/°c
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

IIIEIIMAE OIIAIIAO IEIIIO I	.00		
Thermal Resistance Junction to Case	R _θ JC	0.83	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	TL	275	°C

Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves—representing boundaries on device characteristics—are given to facilitate "worst case" design.


6 AMPERE

N-CHANNEL TMOS POWER FET


⁷DS(on) = 1.5 OHMS 550 and 600 VOLTS







STYLE 3
PIN 1. GATE
2. SOURCE
CASE DRAIN



CASE 1-05 TO-3 TYPE

Chara	cteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					•
Drain-Source Breakdown Voltage (VGS = 0, ID = 5.0 mA)	MTM6N55 MTM6N60	V(BR)DSS	550 600	_	Vdc
Zero Gate Voltage Drain Current (VDS = 0.85 BVDSS, VGS = 0) TJ = 100°C		IDSS	_	0.25 2.5	mAdc
Gate-Body Leakage Current (VGS = 20 Vdc, V _{DS} = 0)		IGSS	_	500	nAdc
ON CHARACTERISTICS*					
Gate Threshold Voltage (I _D = 1.0 mA, V _{DS} = V _{GS}) T _J = 100°C		V _{GS(th)}	2.0 1.5	4.5 4.0	Vdc
Drain-Source On-Voltage (VGS = (I _D = 3.0 Adc) (I _D = 6.0 Adc) (I _D = 3.0 Adc, T _J = 100°C)	10 V)	VDS(on)	- - -	4.5 10 9.0	Vdc
Static Drain-Source On-Resistance (VGS = 10 Vdc, ID = 3.0 Adc)		^r DS(on)		1.5	Ohms
Forward Transconductance (VDS = 15 V, ID = 3.0 A)		9fs	2.0	· -	mhos
SAFE OPERATING AREAS					
Forward Biased Safe Operating A	Area	FBSOA		See Figure 9	
Switching Safe Operating Area		SSOA		See Figure 10	
DYNAMIC CHARACTERISTIC	S				
Input Capacitance		Ciss		1800	pF
Output Capacitance	(V _{DS} = 25 V, V _{GS} = 0, f = 1.0 MHz)	Coss		350	pF
Reverse Transfer Capacitance		C _{rss}	_	150	pF
SWITCHING CHARACTERIST	ICS* (T _J = 100°C)				
Turn-On Delay Time		^t d(on)		60	ns
Rise Time	(V _{DS} = 125 V, I _D = 3.0 A,	t _r		150	'ns
Turn-Off Delay Time	R _{gen} = 50 ohms)	td(off)	_	200	ns
Fall Time		tf		120	ns

SOURCE DRAIN DIODE CHARACTERISTICS*

Characteristic		Symbol	Тур	Unit
Forward On-Voltage	I _S = 6.0 A	V _{SD}	1.0	Vdc
Forward Turn-On Time	V _{GS} = 0, di/dt = 25 A/μs	ton	175	ns
Reverse Recovery Time	See Figures 14 and 15	t _{rr}	600	ns

^{*}Pulse Test: Pulse Width \leqslant 300 μ s, Duty Cycle \leqslant 2%.

RESISTIVE SWITCHING

FIGURE 1 - SWITCHING TEST CIRCUIT







FIGURE 2 - SWITCHING WAVEFORMS


3


TYPICAL CHARACTERISTICS














SAFE OPERATING AREA INFORMATION

FIGURE 9 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA





FIGURE 10 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA



FORWARD BIASED

The data of Figure 9 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is a variable depending on the power level. The allowable current at the voltages shown in Figure 9 may be calculated for any case temperature with the aid of the following equation:

$$I_D(T_C) = I_D(25^{\circ}C)$$

$$1 - \frac{T_C \cdot 25^{\circ}C}{P_D R_{\theta}JC}$$

where

I_D(T_C) = the maximum allowable current at a case temperature, T_C.


I_D(25°C) = the maximum allowable current at a given voltage from Figure 9.

 P_D = the rated power dissipation at T_C = 25°C. $R_{\theta JC}$ = the rated steady state thermal resistance For various pulse widths and duty cycles, substitute $R_{\theta JC(t)}$ determined from Figure 11 for $R_{\theta JC}.$

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 10, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, $I_{\mbox{\footnotesize DM}}$ and the breakdown voltage, $V_{\mbox{\footnotesize (BR)DSS}}$. The switching SOA shown in Figure 10 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

FIGURE 11 - MTM6N55/MTM6N60



TMOS SOURCE TO DRAIN DIODE CHARACTERISTICS

In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 11. Reversal of the drain voltage will cause current flow in the reverse direction. This

diode may be used in circuits requiring external fast recovery diodes, therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.

FIGURE 12 — TMOS FET WITH SOURCE-TO-DRAIN DIODE




FIGURE 13 — DIODE TURN-ON TEST CIRCUIT




FIGURE 14 — DIODE TURN-ON WAVEFORMS




FIGURE 15 - REVERSE RECOVERY CHARACTERISTIC





FIGURE 16 — JEDEC REVERSE RECOVERY CIRCUIT



TMOS POWER FET CONSIDERATIONS

Switching Speed — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

Transfer Characteristics — The transfer characteristics are linear at drain currents of 500 mA. (See Figure 6.) Linear amplifiers with high frequency response can be designed using this product.

Gate Voltage Rating — Never exceed the gate voltage rating of ± 20 V. Exceeding the rated VGS can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the

devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.

Handling and Packaging — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.




Designer's Data Sheet

N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as line operated switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on) and SOA Specified at **Elevated Temperature**
- Rugged SOA is Power Dissipation Limited
- Source to Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement, VG(th) = 4.5 Volts (max)





MAXIMUM RATINGS

Symbol	MTM7N45	MTM7N50	Unit
VDSS	450	500	Vdc
V _{DGR}	450	500	Vdc
VGS	±:	20	Vdc
I _D	7.0 35		Adc
l _G M	1.5		Adc
PD	150		Watts
	1.2		w/°c
T _J , T _{stg}	-65 to 150		°C
	VDSS VDGR VGS ID IDM IGM PD	VDSS 450 VDGR 450 VGS ± ID 7 IDM 3 IGM 1 PD 11	VDSS 450 500 VDGR 450 500 VGS ±20 ID 7.0 IDM 35 IGM 1.5 PD 150 1.2

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case	R _θ JC	0.83	°C/W
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	TL	275	°C

Designer's Data for "Worst Case" Conditions


The Designer's Data Sheet permits the design of most circuits entirely from the $information\ presented.\ Limit\ data -- representing\ device\ characteristics\ boundaries -- are$ given to facilitate "worst case" design.

7 AMPERE

N-CHANNEL TMOS POWER FET

r_{DS(on)} = 0.8 OHM 450 and 500 VOLTS





- 2. T. IS SEATING PLANE AND DATUM.
- 3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

♦ 0.13 (0.005) @ T V @ FOR LEADS: ♦ \$.13 (0.005) @ T V @ Q @

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

	MILLIMETERS		INC	HES
DIM		MAX	-	MAX
A	-	39.37	-	1.550
-		21,08	-	0.830
C	6.35	7,62	8.258	0,300
D	0.97	1.00	0.038	0.043
E	1.46	1.78	0.055	8.870
F	30,19	BSC	1,187	7 BSC
	10.92	BSC	0.43	BSC
=	5.46	BSC	8.21	5 BSC
	16,85	BSC	9.66	5 BSC
K	11.18	12,19	9.448	0,486
-	3,81	4.19	0.150	0.165
B	-	26.67		1,050
5	4.83	5.33	8.198	8.218
V	3.81	4.19	0.150	8.165

DS3420R1

Characteristic	Symbol	PVIIII	INIAX	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage MTM7N45 (VGS = 0, I _D = 5.0 mA) MTM7N50	V(BR)DSS	450 500		Vdc
Zero Gate Voltage Drain Current (Vps = 0.85 Rated Vpss, Vgs = 0) Tj = 100°C	IDSS	_	0.25 2.5	mAdc
Gate-Body Leakage Current (VGS = 20 Vdc, VDS = 0)	¹ GSS	_	500	nAdc

Min

Hais

ON CHARACTERISTICS*				
Gate Threshold Voltage (Ip = 1.0 mA, Vps = Vgs) T_= 100°C	VGS(th)	2.0 1.5	4.5 4.0	Vdc
Drain-Source On-Voltage (V _{GS} = 10 V) (I _D = 3.5 Adc) (I _D = 7.0 Adc) (I _D = 3.5 Adc, T _J = 100°C)	VDS(on)	<u>-</u> - -	4.2 10 8.4	Vdc
Static Drain-Source On-Resistance (VGS = 10 Vdc, I _D = 3.5 A)	rDS(on)		0.8	Ohms
Forward Transconductance (Vps = 15 V, Ip = 3.5 A)	9fs	2.0	_	mhos

SAFE OPERATING AREAS

Forward Biased Safe Operating Area	FBSOA	See Figure 9
Switching Safe Operating Area	SSOA	See Figure 10

DYNAMIC CHARACTERISTICS

Input Capacitance		C _{iss}	_	1800	pF
Output Capacitance	(VDS = 25 V, VGS = 0, f = 1.0 MHz)	Coss	_	350	pF
Reverse Transfer Capacitance	1	Crss	_	150	pF

SWITCHING CHARACTERISTICS* (Tj = 100°C)

Turn-On Delay Time		^t d(on)		60	ns
Rise Time	(V _{DS} = 125 V, I _D = 3.5 A,	t _r		150	ņs
Turn-Off Delay Time	R _{gen} = 50 ohms)	td(off)	T	250	ns
Fall Time	7	tf		120	ns

SOURCE DRAIN DIODE CHARACTERISTICS*


Characteristic		Symbol	Тур	Unit
Forward On-Voltage	I _S = 7.0 A	VSD	1.1	Vdc
Forward Turn-On Time	V _{GS} = 0, di/dt = 25 A/μs	ton	175	ns
Reverse Recovery Time	See Figures 14 and 15	t _{rr}	600	ns


^{*}Pulse Test: Pulse Width ≤300 μs, Duty Cycle ≤2%.

RESISTIVE SWITCHING


FIGURE 1 - SWITCHING TEST CIRCUIT


FIGURE 2 - SWITCHING WAVEFORMS








TYPICAL CHARACTERISTICS














TYPICAL CHARACTERISTICS

FIGURE 9 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA





FIGURE 10 — MAXIMUM RATED SWITCHING SAFE
OPERATING AREA



SAFE OPERATING AREA INFORMATION

FORWARD BIASED

The data of Figure 9 is based on $T_C = 25^{\circ}C$; $T_{J(pk)}$ is a variable depending on the power level. The allowable current at the voltages shown in Figure 9 may be calculated for any case temperature with the aid of the following equation:

$$I_{D}(T_{C}) = I_{D}(25^{\circ}C) \left[1 - \frac{T_{C} \cdot 25^{\circ}C}{P_{D} R_{\theta}JC} \right]$$
where

 $I_D(T_C)$ = the maximum allowable current at a case temperature, T_C .

I_D(25°C) = the maximum allowable current at a given voltage from Figure 9.


PD = the rated power dissipation at $T_C = 25^{\circ}C$. $R_{\theta,JC}$ = the rated steady state thermal resistance For various pulse widths and duty cycles, substitute $R_{\theta JC}(t)$ determined from Figure 11 for $R_{\theta JC}$.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 10, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 10 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

THERMAL RESPONSE

FIGURE 11 — THERMAL RESPONSE



t, TIME (ms)

TMOS POWER FET CONSIDERATIONS

Switching Speed — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

Transfer Characteristics — The transfer characteristics are linear at drain currents of 500 mA. (See Figure 6.) Linear amplifiers with high frequency response can be designed using this product.

Gate Voltage Rating — Never exceed the gate voltage rating of ± 20 V. Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the

devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.

Handling and Packaging — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.

TMOS SOURCE TO DRAIN DIODE CHARACTERISTICS

In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 12. Reversal of the drain voltage will cause current flow in the reverse direction. This

diode may be used in circuits requiring external fast recovery diodes, therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.

FIGURE 12 — TMOS FET WITH SOURCE-TO-DRAIN DIODE




FIGURE 14 — DIODE TURN-ON WAVEFORMS




FIGURE 13 — DIODE TURN-ON TEST CIRCUIT




FIGURE 15 - REVERSE RECOVERY CHARACTERISTIC

