




## Designer's Data Sheet

### P-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for medium voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designers Data —  $I_{DSS}$ ,  $V_{DS(on)}$  and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source to Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement,  $V_{G(th)} = 4.0$  Volts (max)



### MAXIMUM RATINGS

| Rating   | Symbol         | MTM814<br>MTP814 | MTM815<br>MTP815 | Unit  |
|--|----------------|------------------|------------------|-------|
| Drain — Source Voltage   | $V_{DSS}$      | 80               | 100              | Vdc   |
| Drain — Gate Voltage   | $V_{DGO}$      | 80               | 100              | Vdc   |
| Gate — Source Voltage  | $V_{GS}$       | ±20              |                  | Vdc   |
| Drain Current<br>Continuous  | $I_D$          | 8.0              |                  | Adc   |
| Pulsed   | $I_{DM}$       | 20               |                  |       |
| Gate Current — Pulsed  | $I_{GM}$       | 1.5              |                  | Adc   |
| Total Power<br>Dissipation @ $T_C = 25^\circ C$<br>Derate above 25°C | $P_D$          | 75               |                  | Watts |
| Operating and Storage<br>Temperature Range                           | $T_J, T_{stg}$ | -65 to 150       |                  | °C    |

### THERMAL CHARACTERISTICS

|   |                 |      |      |
|---|-----------------|------|------|
| Thermal Resistance<br>Junction to Case  | $R_{\theta JC}$ | 1.67 | °C/W |
| Maximum Lead Temp. for<br>Soldering Purposes, 1/8"<br>from case for 5 seconds | $T_L$           | 275  | °C   |

### Designer's Data for "Worst Case" Conditions



The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

8 AMPERE

### P-CHANNEL TMOS POWER FET

80 and 100 VOLTS

MTM814  
MTM815




STYLE 3  
PIN 1. GATE  
2. SOURCE  
CASE DRAIN

NOTES:  
1. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-3 OUTLINE SHALL APPLY.

| DIM | MILLIMETERS |       | INCHES |       |
|-----|-------------|-------|--------|-------|
|     | MIN         | MAX   | MIN    | MAX   |
| A   | 38.37       | —     | 1.550  | —     |
| B   | 21.08       | —     | 0.830  | —     |
| C   | 6.35        | 7.62  | 0.250  | 0.300 |
| D   | 0.87        | 1.02  | 0.034  | 0.043 |
| E   | 1.40        | 1.74  | 0.055  | 0.070 |
| F   | 29.90       | 30.40 | 1.177  | 1.197 |
| G   | 10.67       | 11.18 | 0.420  | 0.440 |
| H   | 5.33        | 5.98  | 0.210  | 0.220 |
| J   | 16.54       | 17.15 | 0.655  | 0.675 |
| K   | 11.18       | 12.19 | 0.440  | 0.480 |
| Q   | 3.81        | 4.19  | 0.150  | 0.165 |
| R   | —           | 26.67 | —      | 1.050 |
| U   | 2.54        | 3.05  | 0.100  | 0.120 |

CASE 1-04  
TO-3 TYPE

MTP814  
MTP815



STYLE 5  
PIN 1. GATE  
2. DRAIN  
3. SOURCE  
4. DRAIN

| DIM | MILLIMETERS |       | INCHES |       |
|-----|-------------|-------|--------|-------|
|     | MIN         | MAX   | MIN    | MAX   |
| A   | 15.11       | 15.75 | 0.595  | 0.620 |
| B   | 9.85        | 10.29 | 0.380  | 0.405 |
| C   | 4.06        | 4.82  | 0.160  | 0.190 |
| D   | 0.64        | 0.89  | 0.025  | 0.035 |
| F   | 3.61        | 3.73  | 0.142  | 0.147 |
| G   | 2.41        | 2.67  | 0.095  | 0.105 |
| H   | 2.79        | 3.30  | 0.110  | 0.130 |
| J   | 0.36        | 0.56  | 0.014  | 0.022 |
| K   | 12.70       | 14.27 | 0.500  | 0.562 |
| L   | 1.14        | 1.27  | 0.045  | 0.050 |
| N   | 4.83        | 5.33  | 0.190  | 0.210 |
| Q   | 2.54        | 3.04  | 0.100  | 0.120 |
| R   | 2.04        | 2.79  | 0.080  | 0.110 |
| S   | 1.14        | 1.29  | 0.045  | 0.055 |
| T   | 5.97        | 5.48  | 0.235  | 0.255 |
| U   | 0.76        | 1.27  | 0.030  | 0.050 |
| V   | 1.14        | —     | 0.045  | —     |

CASE 221A-02  
TO-220AB

3

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

| Characteristic  | Symbol        | Min         | Max               | Unit |
|---|---------------|-------------|-------------------|------|
| <b>OFF CHARACTERISTICS</b>  |               |             |                   |      |
| Drain-Source Breakdown Voltage<br>( $V_{GS} = 0, I_D = 5.0\text{ mA}$ )   | $V_{(BR)DSS}$ | 80<br>100   | —<br>—            | Vdc  |
| Zero Gate Voltage Drain Current<br>( $V_{DS} = 0.85\text{ BV}_{DSS}, V_{GS} = 0$ )<br>$T_J = 100^\circ\text{C}$   | $I_{DSS}$     | —<br>—      | 0.25<br>2.5       | mAdc |
| Gate-Body Leakage Current<br>( $V_{GS} = 20\text{ Vdc}, V_{DS} = 0$ )   | $I_{GSS}$     | —           | 500               | nAdc |
| <b>ON CHARACTERISTICS*</b>  |               |             |                   |      |
| Gate Threshold Voltage<br>( $I_D = 1.0\text{ mA}, V_{DS} = V_{GS}$ )  | $V_{GS(th)}$  | 1.5         | 4.0               | Vdc  |
| Drain-Source On-Voltage ( $V_{GS} = 10\text{ V}$ )<br>( $I_D = 4.0\text{ Adc}$ )<br>( $I_D = 8.0\text{ Adc}$ )<br>( $I_D = 4.0\text{ Adc}, T_J = 100^\circ\text{C}$ ) | $V_{DS(on)}$  | —<br>—<br>— | 1.6<br>3.2<br>3.0 | Vdc  |
| Static Drain-Source On-Resistance<br>( $V_{GS} = 10\text{ Vdc}, I_D = 4.0\text{ Adc}$ )   | $r_{DS(on)}$  | —           | 0.4               | Ohms |
| Forward Transconductance<br>( $V_{DS} = 15\text{ V}, I_D = 4.0\text{ A}$ )  | $g_{fs}$      | 2.0         | —                 | mhos |

**SAFE OPERATING AREAS**

|                                    |       |  |               |
|------------------------------------|-------|--|---------------|
| Forward Biased Safe Operating Area | FBSOA |  | See Figure 13 |
| Switching Safe Operating Area      | SSOA  |  | See Figure 14 |

**DYNAMIC CHARACTERISTICS**

|                              |  |           |   |      |    |
|------------------------------|--|-----------|---|------|----|
| Input Capacitance            | $(V_{DS} = 25\text{ V}, V_{GS} = 0, f = 1.0\text{ MHz})$ | $C_{iss}$ | — | 1200 | pF |
| Output Capacitance           |  | $C_{oss}$ | — | 600  | pF |
| Reverse Transfer Capacitance |  | $C_{rss}$ | — | 180  | pF |

**SWITCHING CHARACTERISTICS\*** ( $T_J = 100^\circ\text{C}$ )

|                     |  |              |   |     |    |
|---------------------|--|--------------|---|-----|----|
| Turn-On Delay Time  | $(V_{DS} = 25\text{ V}, I_D = 4.0\text{ A}, R_{gen} = 50\text{ ohms})$ | $t_{d(on)}$  | — | 80  | ns |
| Rise Time           |  | $t_r$        | — | 150 | ns |
| Turn-Off Delay Time |  | $t_{d(off)}$ | — | 200 | ns |
| Fall Time           |  | $t_f$        | — | 150 | ns |

**SOURCE DRAIN DIODE CHARACTERISTICS\***

| Characteristic                                 | Symbol   | Typ | Unit |
|--|----------|-----|------|
| Forward On-Voltage<br>$I_S = 8.0\text{ A}$     | $V_{SD}$ | 1.3 | Vdc  |
| Forward Turn-On Time<br>$V_{GS} = 0$           | $t_{on}$ | 250 | ns   |
| Reverse Recovery Time<br>See Figures 17 and 18 | $t_{rr}$ | 325 | ns   |

\*Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

**RESISTIVE SWITCHING**

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



TYPICAL CHARACTERISTICS

FIGURE 3 OUTPUT CHARACTERISTICS




FIGURE 4 - ON-REGION CHARACTERISTICS




FIGURE 5 - GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 6 - TRANSFER CHARACTERISTICS




FIGURE 7 - ON-VOLTAGE versus TEMPERATURE





FIGURE 8 - CAPACITANCE VARIATION



TYPICAL CHARACTERISTICS

FIGURE 9 - ON-RESISTANCE versus DRAIN CURRENT





FIGURE 10 - ON-VOLTAGE VARIATION



THERMAL RESPONSE

FIGURE 11 - MTM814/MTM815





FIGURE 12 - MTP814/MTP815



SAFE OPERATING AREA INFORMATION

FIGURE 13 — MAXIMUM FORWARD BIASED SAFE OPERATING AREA





FIGURE 14 — MAXIMUM SWITCHING SAFE OPERATING AREA



FORWARD BIASED

The data of Figure 13 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is a variable depending on the power level. The allowable current at the voltages shown in Figure 13 may be calculated for any case temperature with the aid of the following equation:

$$I_D(T_C) = I_D(25^\circ\text{C}) \left[ 1 - \frac{T_C - 25^\circ\text{C}}{P_D R_{\theta JC}} \right]$$

where

$I_D(T_C)$  = the maximum allowable current at a case temperature,  $T_C$ .

$I_D(25^\circ\text{C})$  = the maximum allowable current at a given voltage from Figure 13.

$P_D$  = the rated power dissipation at  $T_C = 25^\circ\text{C}$ .

$R_{\theta JC}$  = the rated steady state thermal resistance

For various pulse widths and duty cycles, substitute  $R_{\theta JC(t)}$  determined from Figures 11 and 12 for  $R_{\theta JC}$ .

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 14, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 14 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

TMOS POWER FET CONSIDERATIONS

**Switching Speed** — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

**Transfer Characteristics** — The transfer characteristics are linear at drain currents of 500 mA. (See Figure 6.) Linear amplifiers with high frequency response can be designed using this product.

**Gate Voltage Rating** — Never exceed the gate voltage rating of  $\pm 20$  V. Exceeding the rated  $V_{GS}$  can result in permanent damage to the oxide layer in the gate region.

**Gate Termination** — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the

devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

**Gate Protection** — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.


**Handling and Packaging** — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.

**TMOS SOURCE TO DRAIN DIODE CHARACTERISTICS**


In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 15. Reversal of the drain voltage will cause current flow in the reverse direction. This

diode may be used in circuits requiring external fast recovery diodes, therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.


**FIGURE 15 — TMOS FET WITH SOURCE-TO-DRAIN DIODE**




**FIGURE 16 — DIODE TURN-ON TEST CIRCUIT**




**FIGURE 17 — DIODE TURN-ON WAVEFORMS**



**FIGURE 18 — REVERSE RECOVERY CHARACTERISTIC**



**FIGURE 19 — JEDEC REVERSE RECOVERY CIRCUIT**



- R1 = 50 Ohms
- R2 = 250 Ohms
- D1 = 1N4723
- D2 = 1N4001
- D3 = 1N4933
- SCR1 = MCR729-10
- C1 = 0.5 to 50  $\mu$ F
- C2 = 4000  $\mu$ F
- L1 = 1.0 - 27  $\mu$ H
- T1 = Variac Adjusts  $I_{(PK)}$  and  $di/dt$
- T2 = 1.1
- T3 = 1.1 (to trigger circuit)




**Designer's Data Sheet**

**N-CHANNEL ENHANCEMENT MODE SILICON GATE  
TMOS POWER FIELD EFFECT TRANSISTOR**

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designers Data —  $I_{DSS}$ ,  $V_{DS(on)}$  and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source to Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement,  $V_{G(th)} = 4.5$  Volts (max)



**MAXIMUM RATINGS**

| Rating   | Symbol         | MTM8N12<br>MTP8N12 | MTM8N15<br>MTP8N15 | Unit       |
|--|----------------|--------------------|--------------------|------------|
| Drain — Source Voltage   | $V_{DSS}$      | 120                | 150                | Vdc        |
| Drain — Gate Voltage<br>( $R_{GS} = 1$ meg $\Omega$ )                        | $V_{DGR}$      | 120                | 150                | Vdc        |
| Gate — Source Voltage  | $V_{GS}$       | $\pm 20$           |                    | Vdc        |
| Drain Current<br>Continuous  | $I_D$          | 8.0                |                    | Adc        |
| Pulsed   | $I_{DM}$       | 20                 |                    |            |
| Gate Current — Pulsed  | $I_{GM}$       | 1.5                |                    | Adc        |
| Total Power<br>Dissipation @ $T_C = 25^\circ C$<br>Derate above $25^\circ C$ | $P_D$          | 75                 |                    | Watts      |
| Operating and Storage<br>Temperature Range                                   | $T_J, T_{stg}$ | -65 to 150         |                    | $^\circ C$ |

**THERMAL CHARACTERISTICS**

|   |                 |      |              |
|---|-----------------|------|--------------|
| Thermal Resistance<br>Junction to Case  | $R_{\theta JC}$ | 1.67 | $^\circ C/W$ |
| Maximum Lead Temp. for<br>Soldering Purposes, 1/8"<br>from case for 5 seconds | $T_L$           | 275  | $^\circ C$   |

**Designer's Data for "Worst Case" Conditions**


The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

**8 AMPERE**

**N-CHANNEL TMOS  
POWER FET**

$r_{DS(on)} = 0.5$  OHMS  
120 and 150 VOLTS

**MTM8N12  
MTM8N15**




STYLE 3  
PIN 1. GATE  
2. SOURCE  
CASE DRAIN

| MILLIMETERS |       | INCHES |       |       |
|-------------|-------|--------|-------|-------|
| DIM         | MIN   | MAX    | MIN   | MAX   |
| A           | —     | 26.57  | —     | 1.046 |
| B           | —     | 21.88  | —     | 0.861 |
| C           | 0.26  | 2.52   | 0.260 | 0.100 |
| D           | 0.47  | 1.00   | 0.018 | 0.039 |
| E           | 1.28  | 1.78   | 0.050 | 0.070 |
| F           | 28.29 | 28.40  | 1.117 | 1.117 |
| G           | 10.67 | 11.18  | 0.420 | 0.439 |
| H           | 0.20  | 0.60   | 0.010 | 0.238 |
| J           | 10.94 | 17.15  | 0.430 | 0.675 |
| K           | 11.18 | 12.19  | 0.440 | 0.480 |
| L           | 0.41  | 4.19   | 0.016 | 0.165 |
| M           | —     | 26.67  | —     | 1.049 |
| U           | 2.54  | 3.05   | 0.100 | 0.120 |

**CASE 1-04  
TO-3 TYPE**

**MTP8N12  
MTP8N15**



STYLE 5:  
PIN 1. GATE  
2. DRAIN  
3. SOURCE  
4. DRAIN

| MILLIMETERS |       | INCHES |       |       |
|-------------|-------|--------|-------|-------|
| DIM         | MIN   | MAX    | MIN   | MAX   |
| A           | 15.11 | 15.75  | 0.595 | 0.620 |
| B           | 0.85  | 10.20  | 0.330 | 0.405 |
| C           | 0.66  | 4.62   | 0.180 | 0.180 |
| D           | 0.64  | 0.80   | 0.025 | 0.025 |
| F           | 3.81  | 3.75   | 0.150 | 0.147 |
| H           | 2.78  | 3.30   | 0.110 | 0.130 |
| J           | 0.26  | 0.35   | 0.010 | 0.014 |
| K           | 12.70 | 16.27  | 0.500 | 0.642 |
| L           | 1.14  | 1.27   | 0.045 | 0.050 |
| M           | 4.83  | 5.33   | 0.190 | 0.210 |
| N           | 2.54  | 2.96   | 0.100 | 0.118 |
| R           | 2.04  | 2.78   | 0.080 | 0.110 |
| S           | 1.14  | 1.30   | 0.045 | 0.050 |
| T           | 5.97  | 6.40   | 0.235 | 0.252 |
| U           | 0.76  | 1.27   | 0.030 | 0.050 |
| V           | 1.14  | —      | 0.045 | —     |
| Z           | —     | 2.03   | —     | 0.080 |

**CASE 221A-02  
TO-220AB**

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

| Characteristic  | Symbol        | Min        | Max         | Unit |
|---|---------------|------------|-------------|------|
| <b>OFF CHARACTERISTICS</b>  |               |            |             |      |
| Drain-Source Breakdown Voltage<br>( $V_{GS} = 0, I_D = 5.0\text{ mA}$ )   | $V_{(BR)DSS}$ | 120<br>150 | —<br>—      | Vdc  |
| Zero Gate Voltage Drain Current<br>( $V_{DS} = 0.85$ Rated $V_{DSS}, V_{GS} = 0$ )<br>$T_J = 100^\circ\text{C}$ | $I_{DSS}$     | —<br>—     | 0.25<br>2.5 | mAdc |
| Gate-Body Leakage Current<br>( $V_{GS} = 20\text{ Vdc}, V_{DS} = 0$ )   | $I_{GSS}$     | —          | 500         | nAdc |

**ON CHARACTERISTICS\***

|   |              |             |                   |      |
|---|--------------|-------------|-------------------|------|
| Gate Threshold Voltage<br>( $I_D = 1.0\text{ mA}, V_{DS} = V_{GS}$ )<br>$T_J = 100^\circ\text{C}$   | $V_{GS(th)}$ | 2.0<br>1.5  | 4.5<br>4.0        | Vdc  |
| Drain-Source On-Voltage ( $V_{GS} = 10\text{ V}$ )<br>( $I_D = 4.0\text{ Adc}$ )<br>( $I_D = 8.0\text{ Adc}$ )<br>( $I_D = 4.0\text{ Adc}, T_J = 100^\circ\text{C}$ ) | $V_{DS(on)}$ | —<br>—<br>— | 2.0<br>4.5<br>3.2 | Vdc  |
| Static Drain-Source On-Resistance<br>( $V_{GS} = 10\text{ Vdc}, I_D = 4.0\text{ Adc}$ )   | $r_{DS(on)}$ | —           | 0.5               | Ohms |
| Forward Transconductance<br>( $V_{DS} = 15\text{ V}, I_D = 4.0\text{ A}$ )  | $g_{fs}$     | 2.0         | —                 | mhos |

**SAFE OPERATING AREAS**

|                                    |       |               |
|------------------------------------|-------|---------------|
| Forward Biased Safe Operating Area | FBSOA | See Figure 9  |
| Switching Safe Operating Area      | SSOA  | See Figure 10 |

**DYNAMIC CHARACTERISTICS**

|                              |  |           |   |     |    |
|------------------------------|--|-----------|---|-----|----|
| Input Capacitance            | $(V_{DS} = 25\text{ V}, V_{GS} = 0, f = 1.0\text{ MHz})$ | $C_{iss}$ | — | 650 | pF |
| Output Capacitance           |  | $C_{oss}$ | — | 300 | pF |
| Reverse Transfer Capacitance |  | $C_{rss}$ | — | 80  | pF |

**SWITCHING CHARACTERISTICS\*** ( $T_J = 100^\circ\text{C}$ )

|                     |  |              |   |     |    |
|---------------------|--|--------------|---|-----|----|
| Turn-On Delay Time  | $(V_{DS} = 25\text{ V}, I_D = 4.0\text{ A}, R_{gen} = 50\text{ ohms})$ | $t_{d(on)}$  | — | 50  | ns |
| Rise Time           |  | $t_r$        | — | 150 | ns |
| Turn-Off Delay Time |  | $t_{d(off)}$ | — | 100 | ns |
| Fall Time           |  | $t_f$        | — | 50  | ns |

**SOURCE DRAIN DIODE CHARACTERISTICS\***

| Characteristic        | Symbol   | Typ | Unit |
|-----------------------|----------|-----|------|
| Forward On-Voltage    | $V_{SD}$ | 1.7 | Vdc  |
| Forward Turn-On Time  | $t_{on}$ | 80  | ns   |
| Reverse Recovery Time | $t_{rr}$ | 700 | ns   |

\*Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

**RESISTIVE SWITCHING**

FIGURE 1 — SWITCHING TEST CIRCUIT





FIGURE 2 — SWITCHING WAVEFORMS



3



TYPICAL CHARACTERISTICS

FIGURE 3 — OUTPUT CHARACTERISTICS




FIGURE 4 — ON-REGION CHARACTERISTICS




FIGURE 5 — GATE-THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE (NORMALIZED)




FIGURE 6 — TRANSFER CHARACTERISTICS




FIGURE 7 — ON-RESISTANCE versus DRAIN CURRENT






FIGURE 8 — CAPACITANCE VARIATION




**SAFE OPERATING AREA INFORMATION**

**FIGURE 9 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA**



**FIGURE 10 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA**



**FORWARD BIASED**

The data of Figure 9 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is a variable depending on the power level. The allowable current at the voltages shown in Figure 9 may be calculated for any case temperature with the aid of the following equation:

$$I_D(T_C) = I_D(25^\circ\text{C}) \left[ 1 - \frac{T_C - 25^\circ\text{C}}{P_D R_{\theta JC}} \right]$$

where

$I_D(T_C)$  = the maximum allowable current at a case temperature,  $T_C$ .

$I_D(25^\circ\text{C})$  = the maximum allowable current at a given voltage from Figure 9.

$P_D$  = the rated power dissipation at  $T_C = 25^\circ\text{C}$ .

$R_{\theta JC}$  = the rated steady state thermal resistance

For various pulse widths and duty cycles, substitute  $R_{\theta JC(t)}$  determined from Figures 11 and 12 for  $R_{\theta JC}$ .

**SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 10, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 10 is applicable for both turn-on and turn-off of the devices for switching times less than one micro-second.

**THERMAL RESPONSE**

FIGURE 11 — MTM8N12/MTM8N15





FIGURE 12 — MTP8N12/MTP8N15



**TMOS POWER FET CONSIDERATIONS**

**Switching Speed** — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

**Transfer Characteristics** — The transfer characteristics are linear at drain currents of 3.0 Amps. (See Figure 6.) Linear amplifiers with high frequency response can be designed using this product.

**Gate Voltage Rating** — Never exceed the gate voltage rating of  $\pm 20$  V. Exceeding the rated  $V_{GS}$  can result in permanent damage to the oxide layer in the gate region.

**Gate Termination** — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the

devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

**Gate Protection** — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.


**Handling and Packaging** — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.

**TMOS SOURCE TO DRAIN DIODE CHARACTERISTICS**


In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 15. Reversal of the drain voltage will cause current flow in the reverse direction. This

diode may be used in circuits requiring external fast recovery diodes, therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.


**FIGURE 13 — TMOS FET WITH SOURCE-TO-DRAIN DIODE**




**FIGURE 15 — DIODE TURN-ON WAVEFORMS**




**FIGURE 14 — DIODE TURN-ON TEST CIRCUIT**



**FIGURE 16 — REVERSE RECOVERY CHARACTERISTIC**



**FIGURE 17 — JEDEC REVERSE RECOVERY CIRCUIT**



- R1 = 50 Ohms
- R2 = 250 Ohms
- D1 = 1N4723
- D2 = 1N4001
- D3 = 1N4933
- SCR1 = MCR729-10
- C1 = 0.5 to 50 μF
- C2 = 4000 μF
- L1 = 1.0 - 27 μH
- T1 = Variac Adjusts I(PK) and di/dt
- T2 = 1:1
- T3 = 1:1 (to trigger circuit)

3




## Designer's Data Sheet

### N-CHANNEL ENHANCEMENT MODE SILICON GATE TMOS POWER FIELD EFFECT TRANSISTOR

These TMOS Power FETs are designed for high voltage, high speed power switching applications such as line operated switching regulators, and converters.


- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data —  $I_{DSS}$ ,  $V_{DS(on)}$  and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source to Drain Diode Characterized for Use With Inductive Loads
- Low Drive Requirement,  $V_{G(th)} = 4.5$  Volts (max)



**8 AMPERE**

**N-CHANNEL TMOS  
POWER FET**

$r_{DS(on)} = 0.55$  OHM  
350 and 400 VOLTS



**MTM8N40**  
**MTM8N35**

STYLE 3  
PIN 1. GATE  
2. SOURCE  
CASE DRAIN

**NOTES:**

1. DIMENSIONS Q AND V ARE DATUMS.
2. [Symbol] IS SEATING PLANE AND DATUM.
3. POSITIONAL TOLERANCE FOR MOUNTING HOLE Q:

FOR LEADS:

4. DIMENSIONS AND TOLERANCES PER ANSI Y14.5, 1973.

| DIM | MILLIMETERS |       | INCHES    |       |
|-----|-------------|-------|-----------|-------|
|     | MIN         | MAX   | MIN       | MAX   |
| A   | —           | 39.37 | —         | 1.550 |
| B   | —           | 21.08 | —         | 0.830 |
| C   | 6.35        | 7.62  | 0.250     | 0.300 |
| D   | 0.97        | 1.09  | 0.038     | 0.043 |
| E   | 1.40        | 1.78  | 0.055     | 0.070 |
| F   | 30.15 BSC   |       | 1.187 BSC |       |
| G   | 10.92 BSC   |       | 0.430 BSC |       |
| H   | 5.46 BSC    |       | 0.215 BSC |       |
| J   | 16.89 BSC   |       | 0.665 BSC |       |
| K   | 11.18       | 12.19 | 0.440     | 0.480 |
| Q   | 3.81        | 4.19  | 0.150     | 0.165 |
| R   | — 26.67 —   |       | — 1.050 — |       |
| U   | 4.83        | 5.33  | 0.190     | 0.210 |
| V   | 3.81        | 4.19  | 0.150     | 0.165 |

**CASE 1-05  
TO-3**

### MAXIMUM RATINGS

| Rating   | Symbol         | MTM8N35    | MTM8N40 | Unit                   |
|--|----------------|------------|---------|------------------------|
| Drain — Source Voltage   | $V_{DSS}$      | 350        | 400     | Vdc                    |
| Drain — Gate Voltage<br>( $R_{GS} = 1.0$ m $\Omega$ )                        | $V_{DGR}$      | 350        | 400     | Vdc                    |
| Gate — Source Voltage  | $V_{GS}$       | $\pm 20$   |         | Vdc                    |
| Drain Current<br>Continuous  | $I_D$          | 8.0        |         | Adc                    |
| Pulsed   | $I_{DM}$       | 40         |         |                        |
| Gate Current — Pulsed  | $I_{GM}$       | 1.5        |         | Adc                    |
| Total Power<br>Dissipation @ $T_C = 25^\circ C$<br>Derate above $25^\circ C$ | $P_D$          | 150<br>1.2 |         | Watts<br>W/ $^\circ C$ |
| Operating and Storage<br>Temperature Range                                   | $T_J, T_{stg}$ | -65 to 150 |         | $^\circ C$             |

### THERMAL CHARACTERISTICS

|   |                 |      |              |
|---|-----------------|------|--------------|
| Thermal Resistance<br>Junction to Case  | $R_{\theta JC}$ | 0.83 | $^\circ C/W$ |
| Maximum Lead Temp. for<br>Soldering Purposes, 1/8"<br>from case for 5 seconds | $T_L$           | 275  | $^\circ C$   |

### Designer's Data for "Worst Case" Conditions

The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.

**ELECTRICAL CHARACTERISTICS** ( $T_C = 25^\circ\text{C}$  unless otherwise noted)

| Characteristic  | Symbol        | Min        | Max         | Unit |
|---|---------------|------------|-------------|------|
| <b>OFF CHARACTERISTICS</b>  |               |            |             |      |
| Drain-Source Breakdown Voltage<br>( $V_{GS} = 0, I_D = 5.0\text{ mA}$ )   | $V_{(BR)DSS}$ | 350<br>400 | —           | Vdc  |
| Zero Gate Voltage Drain Current<br>( $V_{DS} = 0.85$ Rated $V_{DSS}, V_{GS} = 0$ )<br>$T_J = 100^\circ\text{C}$ | $I_{DSS}$     | —          | 0.25<br>2.5 | mAdc |
| Gate-Body Leakage Current<br>( $V_{GS} = 20\text{ Vdc}, V_{DS} = 0$ )   | $I_{GSS}$     | —          | 500         | nAdc |

**ON CHARACTERISTICS\***

|   |              |             |                   |      |
|---|--------------|-------------|-------------------|------|
| Gate Threshold Voltage<br>( $I_D = 1.0\text{ mA}, V_{DS} = V_{GS}$ )<br>$T_J = 100^\circ\text{C}$   | $V_{GS(th)}$ | 2.0<br>1.5  | 4.5<br>4.0        | Vdc  |
| Drain-Source On-Voltage ( $V_{GS} = 10\text{ V}$ )<br>( $I_D = 4.0\text{ Adc}$ )<br>( $I_D = 8.0\text{ Adc}$ )<br>( $I_D = 4.0\text{ Adc}, T_J = 100^\circ\text{C}$ ) | $V_{DS(on)}$ | —<br>—<br>— | 3.2<br>8.0<br>5.6 | Vdc  |
| Static Drain-Source On-Resistance<br>( $V_{GS} = 10\text{ Vdc}, I_D = 4.0\text{ Adc}$ )   | $r_{DS(on)}$ | —           | 0.55              | Ohms |
| Forward Transconductance<br>( $V_{DS} = 15\text{ V}, I_D = 4.0\text{ A}$ )  | $g_{fs}$     | 3.0         | —                 | mhos |

**SAFE OPERATING AREAS**

|                                    |       |               |
|------------------------------------|-------|---------------|
| Forward Biased Safe Operating Area | FBSOA | See Figure 9  |
| Switching Safe Operating Area      | SSOA  | See Figure 10 |

**DYNAMIC CHARACTERISTICS**

|                              |  |           |   |      |    |
|------------------------------|--|-----------|---|------|----|
| Input Capacitance            | $(V_{DS} = 25\text{ V}, V_{GS} = 0, f = 1.0\text{ MHz})$ | $C_{iss}$ | — | 1800 | pF |
| Output Capacitance           |  | $C_{oss}$ | — | 350  | pF |
| Reverse Transfer Capacitance |  | $C_{rss}$ | — | 150  | pF |

**SWITCHING CHARACTERISTICS\* ( $T_J = 100^\circ\text{C}$ )**

|                     |   |              |   |     |    |
|---------------------|---|--------------|---|-----|----|
| Turn-On Delay Time  | $(V_{DS} = 125\text{ V}, I_D = 4.0\text{ A}, R_{gen} = 50\text{ ohms})$ | $t_{d(on)}$  | — | 60  | ns |
| Rise Time           |   | $t_r$        | — | 150 | ns |
| Turn-Off Delay Time |   | $t_{d(off)}$ | — | 200 | ns |
| Fall Time           |   | $t_f$        | — | 120 | ns |


**SOURCE DRAIN DIODE CHARACTERISTICS\***

| Characteristic  | Symbol   | Typ | Unit |
|---|----------|-----|------|
| Forward On-Voltage<br>$I_S = 8.0\text{ A}$                            | $V_{SD}$ | 1.0 | Vdc  |
| Forward Turn-On Time<br>$V_{GS} = 0, di/dt = 25\text{ A}/\mu\text{s}$ | $t_{on}$ | 175 | ns   |
| Reverse Recovery Time<br>See Figures 14 and 15                        | $t_{rr}$ | 600 | ns   |


\*Pulse Test: Pulse Width  $\leq 300\ \mu\text{s}$ , Duty Cycle  $\leq 2\%$ .

**RESISTIVE SWITCHING**

**FIGURE 1 — SWITCHING TEST CIRCUIT**



**FIGURE 2 — SWITCHING WAVEFORMS**



3

FIGURE 3 — OUTPUT CHARACTERISTICS




FIGURE 4 — ON-REGION CHARACTERISTICS




FIGURE 5 — GATE THRESHOLD VOLTAGE VARIATION WITH TEMPERATURE




FIGURE 6 — TRANSFER CHARACTERISTICS




FIGURE 7 — ON RESISTANCE versus DRAIN CURRENT





FIGURE 8 — CAPACITANCE VARIATION



SAFE OPERATING AREA INFORMATION

FIGURE 9 — MAXIMUM RATED FORWARD BIASED SAFE OPERATING AREA





FIGURE 10 — MAXIMUM RATED SWITCHING SAFE OPERATING AREA



FORWARD BIASED

The data of Figure 9 is based on  $T_C = 25^\circ\text{C}$ ;  $T_{J(pk)}$  is a variable depending on the power level. The allowable current at the voltages shown in Figure 9 may be calculated for any case temperature with the aid of the following equation:

$$I_D(T_C) = I_D(25^\circ\text{C}) \left[ 1 - \frac{T_C - 25^\circ\text{C}}{P_D R_{\theta JC}} \right]$$

where

- $I_D(T_C)$  = the maximum allowable current at a case temperature,  $T_C$ .
- $I_D(25^\circ\text{C})$  = the maximum allowable current at a given voltage from Figure 9.
- $P_D$  = the rated power dissipation at  $T_C = 25^\circ\text{C}$ .
- $R_{\theta JC}$  = the rated steady state thermal resistance


For various pulse widths and duty cycles, substitute  $R_{\theta JC}(t)$  determined from Figure 11 for  $R_{\theta JC}$ .

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 10, is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 10 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

TYPICAL CHARACTERISTICS

FIGURE 11 — THERMAL RESPONSE



3




**TMOS SOURCE TO DRAIN DIODE CHARACTERISTICS**


In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 11. Reversal of the drain voltage will cause current flow in the reverse direction. This

diode may be used in circuits requiring external fast recovery diodes, therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.


**FIGURE 12 — TMOS FET WITH SOURCE-TO-DRAIN DIODE**




**FIGURE 13 — DIODE TURN-ON TEST CIRCUIT**




**FIGURE 14 — DIODE TURN-ON WAVEFORMS**



**FIGURE 15 — REVERSE RECOVERY CHARACTERISTIC**



**FIGURE 16 — JEDEC REVERSE RECOVERY CIRCUIT**



- R1 = 50 Ohms
- R2 = 250 Ohms
- D1 = 1N4723
- D2 = 1N4001
- D3 = 1N4933
- SCR1 = MCR729-10
- C1 = 0.5 to 50  $\mu$ F
- C2 = 4000  $\mu$ F
- L1 = 1.0-27  $\mu$ H
- T1 = Variac Adjusts  $I_{PK}$  and  $di/dt$
- T2 = 1:1
- T3 = 1:1 (to trigger circuit)

## TMOS POWER FET CONSIDERATIONS

**Switching Speed** — The switching speeds of these devices are dependent on the driving impedance. Extremely fast switching speeds can be attained by driving the gate from a voltage source.

**Transfer Characteristics** — The transfer characteristics are linear at drain currents of 2.0 Amps. (See Figure 6.) Linear amplifiers with high frequency response can be designed using this product.

**Gate Voltage Rating** — Never exceed the gate voltage rating of  $\pm 20$  V. Exceeding the rated  $V_{GS}$  can result in permanent damage to the oxide layer in the gate region.

**Gate Termination** — The gate of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the

devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

**Gate Protection** — These devices do not have an internal monolithic zener diode from gate to source. The addition of an internal zener diode may result in detrimental effects on the reliability of a power MOSFET. If gate protection is required, an external zener diode is recommended.

**Handling and Packaging** — MOS ICs are susceptible to damage from electrostatic charge. Experience has shown that these devices are more rugged than MOS ICs. This is primarily due to the comparatively larger capacitances associated with power devices, however, reasonable precautions in handling and packaging MOS devices should be observed.