

N-CHANNEL ENHANCEMENT-MODE HIGH-VOLTAGE D-MOS POWER FETS

FEATURES

- Inherent Current Sharing Capability when Paralleled
- Simple Straight-Forward DC Biasing
- Extended Safe Operating Area
- Inherently Temperature Stable — Output Current Decreases as Temperature Increases

APPLICATIONS

- High-Speed Pulse Amplifiers
- Logic Buffers
- Line Drivers
- Line Interrupters
- Outpulser Switches
- Display Drivers

ABSOLUTE MAXIMUM RATINGS (T_A = +25°C unless otherwise noted)

Drain-Source Voltage	200V
Drain-Gate Voltage (V _{GS} = 0)	200V
Gate-Source Voltage	±30V
Continuous Device Dissipation (Note 2)	0.3W
Linear Derating Factor (Note 2)	2.4mW/°C
Continuous Drain Current (Note 2)	0.12A
Peak Drain Current (Note 1, Note 2)	0.5A
Continuous Device Dissipation (Note 1, Note 2)	1.0W
Linear Derating Factor (Note 1, Note 2)	8.0mW/°C

Thermal Resistance, Junction to case	125°C/W
Operating Junction Temperature Range	-55 to +150°C
Storage Temperature Range	-55 to +150°C
Lead Temperature (1/16" from mounting surface for 30 Sec)	+260°C


Note 1: T_{CASE} = +25°C

Note 2: Not applicable to chips. Final value depends upon mounting substrate.


ORDERING INFORMATION

Sorted Chips in Carriers	SD1122CHP
TO-92 Pkg-Lead Formed	SD1122BD
Description	200V, 10 ohms

SCHEMATIC DIAGRAM




PACKAGE DIMENSIONS TO-92, LEAD FORMED



Lead-formed to TO-18 pin circle.
All dimensions in inches and (millimeters)

CHIP CONFIGURATION





Dimensions: .054 x .056 x .013 inches
Drain is backside contact.

ELECTRICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$ unless otherwise noted)

#	CHARACTERISTIC		SD1122			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
1	STATIC	$B_{V_{DS}}$ Drain Source Breakdown Voltage	200	270		V	$I_D = 10\mu\text{A}, V_{GS} = 0$
2		$V_{GS(th)}$ Gate Source Threshold Voltage	0.8	1.9	2.4	V	$V_{DS} = V_{GS}, I_D = 1\text{mA}$
3		I_{GBS} Gate-Body Leakage Current		.03	1.0	nA	$V_{GS} = 20\text{V}, V_{DS} = 0$
4		I_{DSX} Drain-Source OFF Leakage Current		0.1	1.0	μA	$V_{DS} = 70\text{V}, V_{GS} = 0.2\text{V}$
5		I_{DSS} Drain-Source OFF Leakage Current			30	nA	$V_{DS} = 130\text{V}, V_{GS} = 0$
6		$I_{D(on)}$ ON Drain Current	0.5			A	$V_{DS} = 25\text{V}, V_{GS} = 15\text{V}$ (Note 1)
7		Static $r_{DS(on)}$ Drain-Source ON Resistance		7.5	10	ohms	$I_D = 120\text{mA}$ (Note 1), $V_{GS} = 5.0\text{V}$
8				11	28		$I_D = 20\text{mA}, V_{GS} = 2.6\text{V}$
9	DYNAMIC	g_{fs} Common-Source Forward Transcond.		300		mmhos	$V_{DS} = 25\text{V}, I_D = 0.5\text{A}$ $f = 1\text{KHz}$ (Note 1)
10		C_{iss} Common-Source Input Capacitance		80		pF	$V_{DS} = 25\text{V}, V_{GS} = 0$ $f = 1\text{MHz}$
11		C_{rss} Common-Source Reverse Transfer Capacitance		1.3			
12		C_{oss} Common-Source Output Capacitance		10.5			

Note 1: Pulse Test 80 μ Sec, 1% Duty Cycle

TYPICAL PERFORMANCE CHARACTERISTICS



N-CHANNEL ENHANCEMENT-MODE HIGH-VOLTAGE D-MOS POWER FETs

FEATURES

- Inherent Current Sharing Capability when Paralleled
- Simple Straight-Forward DC Biasing
- Extended Safe Operating Area
- Inherently Temperature Stable — Output Current Decreases as Temperature Increases

APPLICATIONS

- High-Speed Pulse Amplifiers
- Logic Buffers
- Line Drivers
- Analog Switches
- Motor Controls
- Power Supplies

ABSOLUTE MAXIMUM RATINGS (T_A = +25°C unless otherwise noted)

Drain-Source Voltage	60V
Drain-Gate Voltage (V _{GS} = 0)	60V
Gate-Source Voltage	±30V
Continuous Device Dissipation (Note 2)	0.3W
Linear Derating Factor (Note 2)	2.4mW/°C
Continuous Drain Current (Note 2)	0.2A
Peak Drain Current (Note 1, Note 2)	1.0A
Continuous Device Dissipation (Note 1, Note 2)	1.0W
Linear Derating Factor (Note 1, Note 2)	8.0mW/°C

Thermal Resistance, Junction to case	125°C/W
Operating Junction Temperature Range	-55 to +150°C
Storage Temperature Range	-55 to +150°C
Lead Temperature (1/6" from mounting surface for 30 Sec)	+260°C


Note 1: T_{CASE} = +25°C

Note 2: Not applicable to chips. Final value depends upon mounting substrate.


ORDERING INFORMATION

Sorted Chips in Carriers	SD1124CHP
TO-92 Pkg-Lead Formed	SD1124BD
Description	60V, 5 ohms

SCHEMATIC DIAGRAM




PACKAGE DIMENSIONS TO-92, LEAD FORMED



Lead-formed to TO-18 pin circle.
All dimensions in inches and (millimeters)

CHIP CONFIGURATION





Dimensions: .054 x .058 x .013 inches
Drain is backside contact.

ELECTRICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$ unless otherwise noted)

#	CHARACTERISTIC		SD1124			UNITS	TEST CONDITIONS
			MIN	TYP	MAX		
1	STATIC	BV_{DSS} Drain Source Breakdown Voltage	60	100		V	$I_D = 10\mu\text{A}, V_{GS} = 0$
2		$V_{GS(th)}$ Gate Source Threshold Voltage	0.8	2.1	3.0	V	$V_{DS} = V_{GS}, I_D = 1\text{mA}$
3		I_{GBS} Gate-Body Leakage Current		.03	1.0	nA	$V_{GS} = 20\text{V}, V_{DS} = 0$
4		I_{DS} Drain-Source OFF Leakage Current		0.1	1.0	μA	$V_{DS} = 48\text{V}, V_{GS} = 0$
5		I_{DSS} Drain-Source ON Leakage Current			0.5	μA	$V_{DS} = 25\text{V}, V_{GS} = 0$
6		$I_{D(on)}$ ON Drain Current	1.0			A	$V_{DS} = 25\text{V}, V_{GS} = 15\text{V}$ (Note 1)
7		$r_{DS(on)}$ Static Drain-Source ON Resistance		2.8	5.0	ohms	$I_D = 200\text{mA}, V_{GS} = 10\text{V}$ (Note 1)
8	DYNAMIC	g_{fs} Common-Source Forward Transcond.		300		mmhos	$V_{DS} = 25\text{V}, I_D = 0.2\text{A}$ $f = 1\text{KHz}$ (Note 1)
9		C_{iss} Common-Source Input Capacitance		80		pF	$V_{DS} = 25\text{V}, V_{GS} = 0$ $f = 1\text{MHz}$
10		C_{rss} Common-Source Reverse Transfer Capacitance		1.3			
11		C_{oss} Common-Source Output Capacitance		10.5			
12		t_{on} Turn ON Time		2.0	5.0		
13	t_{off} Turn OFF Time		2.0	5.0			

Note 1: Pulse Test 80 μ Sec, 1% Duty Cycle

TYPICAL PERFORMANCE CHARACTERISTICS



N-CHANNEL ENHANCEMENT-MODE VERTICAL D-MOS FET ULTRA LOW-LEAKAGE

FEATURES

- Drain-Source Leakage (I_{DSS}), 1.0nA max
- Low Output and Transfer Capacitances
- Extended Safe Operating Area

APPLICATIONS

- High-Speed Switches
- Low-Leakage Solid State Relays
- High-Speed Pulse Amplifiers
- Logic Interfaces
- Line Drivers

ABSOLUTE MAXIMUM RATINGS ($T_A = +25^\circ\text{C}$ unless otherwise noted)


Drain-Source Voltage	+60V	
Drain-Gate Voltage ($V_{GS} = 0$)	+60V	
Gate-Source Voltage	$\pm 30V$	
Continuous Drain Current	$T_A = +25^\circ\text{C}$	$T_C = +25^\circ\text{C}$
	SD1127BD .20A	.36A
Peak Pulsed Drain Current	2.0A	

Continuous Device Dissipation	$T_A = +25^\circ\text{C}$	$T_C = +25^\circ\text{C}$
	SD1127BD 0.30W	1.0W
Linear Derating Factor	$T_A = +25^\circ\text{C}$	$T_C = +25^\circ\text{C}$
	SD1127BD 3.0mW/ $^\circ\text{C}$	10mW/ $^\circ\text{C}$
Operating Junction and Storage Temperature Range	-55 $^\circ\text{C}$ to +150 $^\circ\text{C}$	
Lead Temperature (1/16" from mounting surface for 30 sec.)	+260 $^\circ\text{C}$	


ORDERING INFORMATION

TO-82 Plastic Package	SD1127BD
Sorted Chips in Waffle Pack	SD1127CHP
Description	60 Volt, 4.0 ohm

PIN CONFIGURATION




PACKAGE DIMENSIONS TO-92



All dimensions in inches and (millimeters)

CHIP CONFIGURATION




Dimensions: .0445 x .0460 x .013 Inches
Drain is backside contact.

ELECTRICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$ unless otherwise noted)


#	CHARACTERISTIC		SD1127			UNIT	TEST CONDITION
			MIN	TYP	MAX		
1	STATIC	BV_{DSS} Drain-Source Breakdown Voltage	60	90		V	$I_D = 10\mu\text{A}, V_{GS} = 0$
2		$V_{GS(th)}$ Gate-Source Threshold Voltage	0.8		2.4	V	$V_{DS} = V_{GS}, I_D = 1\text{mA}$
3		I_{GBS} Gate-Body Leakage Current		.03	1.0	nA	$V_{GS} = 20\text{V}, V_{DS} = 0$
4		I_{DSS} Drain-Source OFF Leakage Current			10	nA	$T_A = +125^\circ\text{C}$
5		I_{DSS} Drain-Source OFF Leakage Current			1.0	nA	$V_{DS} = 30\text{V}, V_{GS} = 0$
6					100	nA	$T_A = +125^\circ\text{C}$
7		$I_{D(on)}$ ON Drain Current	2.0	3.5		A	$V_{DS} = 25\text{V}, V_{GS} = 10\text{V}$ (Note 1)
8	DYNAMIC	$r_{DS(on)}$ Drain-Source ON Resistance		3.2	5.0	ohms	$V_{GS} = 5\text{V}, I_D = 0.3\text{A}$ (Note 1)
9					2.9	4.0	ohms
10		g_{fs} Common-Source Forward Transcond.	250	500		mmhos	$V_{DS} = 25\text{V}, I_D = 1.0\text{A}$ $f = 1\text{KHz}$ (Note 1)
11		C_{iss} Common-Source Input Capacitance		80		pF	$V_{DS} = 25\text{V}, V_{GS} = 0$ $f = 1\text{MHz}$
12		C_{rss} Common-Source Reverse Transfer Capacitance		1.5			
13		C_{oss} Common-Source Output Capacitance		15			
14		t_{on} Turn-On Time		4.0	6.0	nSec	$V_{DD} = 25\text{V}$ $R_L = 25\text{ ohms}$ $R_G = 51\text{ ohms}$ $V_{G(on)} = 10\text{V}$
15		t_{off} Turn-Off Time		4.0	6.0		

Note 1: Pulse Test 80µSec, 1% Duty Cycle

SWITCHING TIMES TEST CIRCUIT



TEST WAVEFORMS



N-CHANNEL ENHANCEMENT-MODE D-MOS POWER FETs

ORDERING INFORMATION

TO-92 Plastic Package	SD1137BD	TN0106N3	TN0110N3
Sorted Chips in Carriers	SD1137CHP	TN0106ND	TN0110ND
Description	60V, 2.5 ohm	60V, 3.0 ohm	100V, 3.0 ohm

FEATURES

- Low Threshold, $V_{GS(th)}$ 1.5V max
- Low Output and Transfer Capacitance
- Extended Safe Operating Area
- Complementary P-Channel Drivers Available

APPLICATIONS

- Complementary Voltage and Current Drivers
- Line Drivers
- Pulse Amplifiers
- Solid-State Relays

ABSOLUTE MAXIMUM RATINGS ($T_A = +25^\circ\text{C}$ unless otherwise specified)

Drain-Source Voltage

SD1137, TN0106	+60V
TN0110	+100V
SD1137, TN0106	+60V
TN0110	+100V

Gate-Source Voltage

	$\pm 30\text{V}$
--	------------------

Continuous Drain Current

	$T_A = +25^\circ\text{C}$	$T_C = +25^\circ\text{C}$
SD1137BD	.25A	.46A
TN0106N3	.23A	.42A
TN0110N3		

Peak Pulsed Drain Current

..... +2.0A

Continuous Device Dissipation

	$T_A = +25^\circ\text{C}$	$T_C = +25^\circ\text{C}$
TO-92 (N3 & BD) pkg	0.30W	1.0W

Linear Derating Factor

	$T_A = +25^\circ\text{C}$	$T_C = +25^\circ\text{C}$
TO-92 (N3 & BD) pkg	3.0mW/ $^\circ\text{C}$	10mW/ $^\circ\text{C}$

Operating Junction and Storage Temperature Range



-55 $^\circ\text{C}$ to +150 $^\circ\text{C}$

Lead Temperature (1/16" from mounting surface


for 30 sec) +250 $^\circ\text{C}$

PIN CONFIGURATION

TO-92




PACKAGE DIMENSIONS TO-92



All dimensions in inches and (millimeters)

CHIP CONFIGURATION



Dimensions: .0445 x .0460 x .013 inches
Drain is backside contact.

ELECTRICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$ unless otherwise specified)

#	PARAMETER	SD1137			TN0106			TN0110			UNIT	CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
1	BV_{DSS} Drain-Source Breakdown Voltage	60	90		60	90		100	115		V	$I_D = 1.0\text{mA}$, $V_{GS} = 0$	
2	I_{DSS} Drain-Source Off Leakage Current			100							μA	$V_{GS} = 0$	
3							500						
4									500				
5			.01	1.0									
6					.01	10							
7								.01	10				
8		I_{GBS} Gate-Body Leakage Current			± 1.0			± 1.0		± 1.0			μA
9	$V_{GS(th)}$ Gate-Source Threshold Voltage	0.5		1.5	0.5		1.5	0.5		1.5	V	$V_{DS} = V_{GS}$, $I_D = 1.0\text{mA}$	
11	$r_{D(ON)}$ Drain-Source On Resistance			4.5			4.5			4.5	ohms	$V_{GS} = 5\text{V}$, $I_D = .25\text{A}$	
12				2.5									$I_D = 1.0\text{A}$
13							3.0			3.0			
14	$I_{D(ON)}$ On Drain Current			.75			.75				A	$V_{GS} = 5\text{V}$ $V_{DS} = 25\text{V}$	
15			2.0		2.0			2.0					
16	g_{fs} Common-Source Forward Transcond.	300	500								mmhos	$I_D = 0.5\text{A}$ $f = 1\text{KHz}$	
17					225	500		225	500				
18	V_{SD} Source-Drain Forward Voltage			1.5							V	$V_{GS} = 0$	
19							1.5		1.5				
20	C_{iss} Common-Source Input Capacitance			60			60		60		pF	$V_{DS} = 25\text{V}$ $V_{GS} = 0$ $f = 1\text{MHz}$	
21	C_{oss} Common-Source Output Capacitance		11	35		11	35		11	35			
22	C_{rss} Common-Source Reverse Transfer Capacitance		1.5	8.0		1.5	8.0		1.5	8.0			
23	t_{on} Turn ON Time		8.0	10		8.0	10		8.0	10	nS	$V_{DD} = 25\text{V}$, $V_{G(on)} = 10\text{V}$	
24	t_{off} Turn OFF Time		8.0	12		8.0	12		8.0	12		$R_G = 51\Omega$, $R_L = 25\Omega$	

NOTE 1: Pulse Test, 80 μ Sec, 1% Duty Cycle

N-CHANNEL ENHANCEMENT-MODE HIGH-VOLTAGE D-MOS FETs

FEATURES

- Extended Safe Operating Area
- Simple, Straight-Forward, DC Biasing
- Low Capacitance, C_{OSS} 1.5 pF (typ.)

APPLICATIONS

- Display Drivers
- Reed Relays
- Low-Power, High-Voltage Drivers

ABSOLUTE MAXIMUM RATINGS ($T_A = +25^\circ\text{C}$)


Drain-Source Voltage	
SD1200	450V
SD1201	400V
Drain-Gate Voltage ($V_{GS} = 0$)	
SD1200	450V
SD1201	400V
Gate-Source Voltage	$\pm 30\text{V}$
Continuous Drain Current	
SD1200DD, SD1201DD	20mA
Peak Drain Current	
SD1200DD, SD1201DD	40mA

Continuous Device Dissipation	
SD1200DD, SD1201DD	300mW
Linear Derating Factor	
SD1200DD, SD1201DD	2.4mW/ $^\circ\text{C}$
Operating Junction Temperature	
Range	-55 to $+150^\circ\text{C}$
Storage Temperature Range	-55 to $+150^\circ\text{C}$
Lead Temperature (1/16" from mounting surface for 30 Sec)	$+260^\circ\text{C}$

ORDERING INFORMATION


Sorted Chips in Carriers	SD1200CHP	SD1201CHP
TO-18 Package	SD1200DD	SD1201DD
Description	450V, 700 ohm	400V, 500 ohm

SCHEMATIC DIAGRAM




Drain common to case.

PACKAGE DIMENSIONS TO-18



All dimensions in inches and (millimeters)

CHIP CONFIGURATION



Drain is backside contact.
Dimensions: .025 x .034 x .013 inches

ELECTRICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$)

#		CHARACTERISTIC	SD1200			SD1201			UNIT	TEST CONDITIONS
			MIN	TYP	MAX	MIN	TYP	MAX		
1	STATIC	BV_{DSS} Drain-Source Breakdown Voltage	450	500		400	450		V	$I_D = 10\mu\text{A}, V_{GS} = 0$
2		$V_{GS(th)}$ Gate-Source Threshold Voltage	1.0	4.0	5.0	1.0	4.0	5.0	V	$I_D = 10\mu\text{A}, V_{DS} = V_{GS}$
3		I_{GBS} Gate-Body Leakage Current		.02	1.0		.02	1.0	nA	$V_{GS} = 20\text{V}, V_{DS} = 0$
4		I_{DSS} Drain-Source OFF Leakage Current		1.0	100				nA	$V_{DS} = 360\text{V}, V_{GS} = 0$
5							1.0	100		$V_{DS} = 320\text{V}, V_{GS} = 0$
6		$I_{D(on)}$ ON Drain Current	40			40			mA	$V_{DS} = 25\text{V}, V_{GS} = 15\text{V}$
7		$r_{DS(on)}$ Drain-Source ON Resistance		400	700		300	500	ohms	$I_D = 1\text{mA}, V_{GS} = 15\text{V}$
8	DYNAMIC	g_{fs} Common-Source Forward Transconductance		10			10		mmhos	$V_{DS} = 20\text{V}, I_D = 20\text{mA}$ $f = 1\text{KHz}$
9		C_{iss} Common-Source Input Capacitance		8.0			8.0		pF	$V_{DS} = 20\text{V}, V_{GS} = 0$ $f = 1\text{MHz}$
10		C_{rss} Common-Source Reverse Transfer Capacitance		0.8			0.8			
11		C_{oss} Common-Source Output Capacitance		1.5			1.5			

N-CHANNEL ENHANCEMENT-MODE HIGH-VOLTAGE D-MOS FETs

FEATURES

- Extended Safe Operating Area
- Simple, Straight-Forward, DC Biasing
- Low Capacitance (C_{OSS} 1.5 pF typ.)
- Low Leakage (I_{DSS} 1.0 nA typ. @ 180V)
- High Gate Breakdown ($\pm 100V$ min.)

APPLICATIONS

- Display Drivers
- AC-DC Relays
- Reed Relays
- Low-Power, High-Voltage Drivers

ABSOLUTE MAXIMUM RATINGS ($T_A = +25^\circ C$ unless otherwise noted.)

Drain-Source Voltage 200V
 Drain-Gate Voltage ($V_{GS} = 0$) 200V
 Gate-Source Voltage $\pm 100V$
 Continuous Drain Current (Note 1) 20mA
 Peak Drain Current (Note 1) 40mA
 Continuous Device Dissipation (Note 1) 300mW
 Linear Derating Factor (Note 1) 2.4mW/ $^\circ C$


Operating Junction
 Temperature Range -55 to $+150^\circ C$
 Storage Temperature Range -55 to $+150^\circ C$
 Lead Temperature (1/16" from mounting
 surface for 30 Sec) $+260^\circ C$

Note 1: Not applicable to chips. Final value depends upon mounting substrate.


ORDERING INFORMATION

Sorted Chips in Carriers	SD1202CHP
TO-92 Package	SD1202BD
Description	200V, 250 ohm

SCHEMATIC DIAGRAM




PACKAGE DIMENSIONS TO-92



All dimensions in inches and (millimeters)

CHIP CONFIGURATION



Drain is backside contact.
 Dimensions: .025 x .034 x .013 inches