

High-Speed Analog N-Channel/Enhancement-Mode DMOS FETS



SD400 / SD402

FEATURES

- Fast switching $t_{on} < 1ns$
- Low capacitance $C_{rss} 0.3 pF (typ)$
- Low threshold $< 1.5V max$
- CMOS and TTL Compatible Input

APPLICATIONS




- Switch Drivers
- Video Switches
- Active Pullups
- VHF/UHF Amplifiers

DESCRIPTION

The SD400 and SD402 are N-Channel Enhancement Mode devices processed utilizing Calogics proprietary high speed, low capacitance lateral DMOS technology. These devices are excellent switch drivers where low threshold offers the designer the advantage of CMOS and TTL compatibility with ultra high switching speeds.

ORDERING INFORMATION

| Part | Package | Temperature Range |
|---------|--------------------------|-------------------|
| SD400BD | Plastic TO-92 | -40°C to +125°C |
| SD402BD | Plastic TO-92 | -40°C to +125°C |
| XSD400 | Sorted Chips in Carriers | -40°C to +125°C |
| XSD402 | Sorted Chips in Carriers | -40°C to +125°C |



ABSOLUTE MAXIMUM RATINGS ($T_C = +25^\circ\text{C}$ unless otherwise noted)

| | | | | | |
|----------|----------------------|--------------|----------|--|-----------------------|
| V_{DS} | Drain-Source Voltage | | V_{SD} | Source-Drain Voltage | -0.3 V |
| | SD400 | +30V | I_D | Continuous Drain Current | 50 mA |
| | SD402 | +15V | | Power Dissipation (at or below $T_C = +25^\circ\text{C}$) | 300mW |
| V_{GS} | Gate-Source Voltage | -0.3 V | | Linear Derating Factor | 3.0 mW/°C |
| | | +20 V | | Operating Storage and | |
| V_{DG} | Gate-Drain Voltage | -0.3 V | | Junction Temperature Range | -40°C to +125°C |
| | | +20 V | | | |

ELECTRICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$ unless otherwise noted)

| SYMBOL | CHARACTERISTICS | SD400 | | | SD402 | | | UNIT | TEST CONDITIONS |
|----------------|--|-------|-----|-----|-------|-----|-----|---------------|---|
| | | MIN | TYP | MAX | MIN | TYP | MAX | | |
| STATIC | | | | | | | | | |
| BV_{DSS} | Drain-Source Breakdown Voltage | 30 | 35 | | 15 | 25 | | V | $I_D = 1.0\mu\text{A}, V_{GS} = 0$ |
| $I_{D(OFF)}$ | Drain-Source OFF Leakage Current | | | 1.0 | | | 1.0 | μA | $V_{DS} = 15\text{ V}, V_{GS} = 0$ |
| I_{GSS} | Gate-Source Leakage Current | | | 1.0 | | | 1.0 | μA | $V_{GS} = 20\text{ V}, V_{DS} = 0$ |
| $I_{D(ON)}$ | Drain-Source ON Current | 50 | 100 | | 50 | 100 | | mA | $V_{DS} = 10\text{ V}, V_{GS} = 10\text{ V}$ Pulse Test |
| $V_{GS(th)}$ | Gate-Source Threshold Voltage | 0.7 | | 1.5 | 0.7 | | 1.5 | V | $I_D = 1.0\mu\text{A}, V_{DS} = V_{GS}$ |
| $V_{DS(ON)}$ | Drain-Source ON Voltage | | 150 | 250 | | 150 | 250 | mV | $I_D = 1\text{ mA}, V_{GS} = 2.4\text{ V}$ |
| $r_{DS(ON)}$ | Drain-Source ON Resistance | | 150 | 250 | | 150 | 250 | ohms | |
| $V_{DS(ON)}$ | Drain-Source ON Voltage | | 60 | 80 | | 60 | 80 | mV | $I_D = 1\text{ mA}, V_{GS} = 4.5\text{ V}$ |
| $r_{DS(ON)}$ | Drain-Source ON Resistance | | 60 | 80 | | 60 | 80 | ohms | |
| DYNAMIC | | | | | | | | | |
| g_{fs} | Common-Source Forward Transconductance | 8.0 | 12 | | 8.0 | 12 | | mS | $I_D = 20\text{ mA}, V_{DS} = 10\text{ V}$ $f = 1\text{ KHz}$ Pulse Test |
| C_{iss} | Common-Source Input Capacitance | | 4.0 | 5.0 | | 4.0 | 5.0 | pF | $V_{DS} = 10\text{ V}, V_{GS} = 0$ $f = 1\text{ MHz}$ |
| C_{oss} | Common-Source Output Capacitance | | 1.8 | 2.5 | | 1.8 | 2.5 | | |
| C_{rss} | Common-Source Reverse Transfer Capacitance | | 0.3 | 0.5 | | 0.3 | 0.5 | | |
| $t_{d(ON)}$ | Turn ON Delay Time | | 0.7 | 1.0 | | 0.7 | 1.0 | nS | $V_{DD} = 10\text{ V}, R_L = 680$ $V_{G(ON)} = 10\text{ V}, R_G = 51$ $C_L = 1.5\text{ pF}$ |
| t_r | Rise Time | | 0.8 | 1.0 | | 0.8 | 1.0 | | |
| $t_{(OFF)}$ | Turn OFF Time | | 12 | | | 12 | | | |

High Speed DMOS N-Channel Switch

calogic
CORPORATION

SD403

FEATURES

- Ultra High Speed Switching $t_r < 1\text{ns}$
- Very Low Capacitance C_{rss} 0.4pf typical
- CMOS and TTL Compatible Input
- Low ON Resistance 40 ohms typical

APPLICATIONS

- Switch Drivers
- Video Switches
- Samples and Hold
- Track and Hold
- VHF/UHF Amplifiers


DESCRIPTION

The Calogic SD403 is an N-Channel Enhancement-Mode Lateral DMOS FET. This product has very low capacitance, ($C_{rss} < 0.4\text{pf}$ typical) allowing for high speed switching (t_r 1ns). The SD403 is a high gain device (19mmhos) and has good performance values for sample and hold circuits, video switches and switch drivers where lower capacitance and high speed switching are critical.


ORDERING INFORMATION

| Part | Package | Temperature Range |
|---------|--------------------------|-------------------|
| SD403BD | Plastic TO-92 | -55 to +125°C |
| SD403CY | SOT-143 Surface Mount | -55 to +125°C |
| XSD403 | Sorted Chips in Carriers | -55 to +125°C |


PIN CONFIGURATION



CD1



SCHEMATIC DIAGRAM






PACKAGE DIMENSIONS AT END OF THIS DATA SHEET.

ABSOLUTE MAXIMUM RATINGS ($T_A = +25^\circ\text{C}$ unless otherwise noted)


| | | | |
|----------------------------|-------|--|---|
| Drain-Source Voltage | +15V | Continuous Drain Current | 50mA |
| Gate-Source Voltage | -0.3V | Power Dissipation (at or below $T_A = +25^\circ\text{C}$) | 300mW |
| | +20V | Linear Derating Factor | 3.0mW/ $^\circ\text{C}$ |
| Gate-Drain Voltage | -0.3V | Operating Junction and Storage | |
| | +20V | Temperature Range | -55 $^\circ\text{C}$ to +125 $^\circ\text{C}$ |
| Source-Drain Voltage | -0.3V | | |

ELECTRICAL CHARACTERISTICS ($T_A = +25^\circ\text{C}$ unless otherwise specified)


| SYMBOL | CHARACTERISTICS | MIN | TYP | MAX | UNIT | TEST CONDITIONS |
|---------------------|--|-----|-----|-----|---------------|---|
| STATIC | | | | | | |
| BV _{DSS} | Drain-Source Breakdown Voltage | 15 | 25 | | V | $I_D = 1.0\mu\text{A}$, $V_{GS} = 0$ |
| I _{D(OFF)} | Drain-Source OFF Leakage Current | | | 1.0 | μA | $V_{DS} = 15\text{V}$, $V_{GS} = 0$ |
| I _{GSS} | Gate-Source Leakage Current | | | 1.0 | μA | $V_{GS} = 20\text{V}$, $V_{DS} = 0$ |
| I _{D(ON)} | Drain-Source ON Current | 80 | 120 | | mA | $V_{DS} = 10\text{V}$, $V_{GS} = 10\text{V}$ Pulse Test |
| V _{GS(th)} | Gate-Source Threshold Voltage | 0.5 | | 1.5 | V | $I_D = 1.0\mu\text{A}$, $V_{DS} = V_{GS}$ |
| V _{DS(ON)} | Drain-Source ON Voltage | | 140 | 175 | mV | $I_D = 1\text{mA}$, $V_{GS} = 2.4\text{V}$ |
| r _{DS(ON)} | Drain-Source ON Resistance | | 140 | 175 | ohms | |
| V _{DS(ON)} | Drain-Source ON Voltage | | 40 | 60 | mV | $I_D = 1\text{mA}$, $V_{GS} = 4.5\text{V}$ |
| r _{DS(ON)} | Drain-Source ON Resistance | | 40 | 60 | ohms | |
| DYNAMIC | | | | | | |
| g _{fs} | Common-Source Forward Transconductance | 15 | 19 | | mS | $I_D = 20\text{mA}$, $V_{DS} = 10\text{V}$, $f = 1\text{KHz}$ Pulse Test |
| C _{iss} | Common-Source Input Capacitance | | 4.5 | 6.0 | pF | $V_{DS} = 10\text{V}$, $V_{GS} = 0$ $f = 1\text{MHz}$ |
| C _{oss} | Common-Source Output Capacitance | | 2.0 | 3.0 | | |
| C _{rss} | Common-Source Reverse Transfer Capacitance | | 0.4 | 0.6 | | |
| t _{d(on)} | Turn ON Delay Time | | 0.8 | 1.2 | nS | $V_{DD} = 10\text{V}$, $R_L = 680\Omega$ $V_{GS(ON)} = 10\text{V}$, $R_G = 51\Omega$ $C_L = 1.5\text{pF}$ |
| t _r | Rise Time | | 0.9 | 1.2 | | |
| t _{OFF} | Turn OFF Time | | 1.4 | | | |

TYPICAL PERFORMANCE CHARACTERISTICS ($T_A = +25^\circ\text{C}$ unless otherwise noted)




SWITCHING TIMES TEST CIRCUIT



TEST WAVEFORMS



PACKAGE DIMENSIONS



High Speed DMOS N-Channel Switch

calogic
CORPORATION

SD404

FEATURES

- High Speed Switching $t_r < 2\text{ns}$
- Low Capacitance C_{rss} 1.2pF typical
- Very Low on Resistance 8 ohm max
- Low Threshold $< 1.5\text{V}$
- CMOS and TTL Compatible Input
- Available in Surface Mount Package

APPLICATIONS

- Switch Drivers
- Video Switches
- VHF/UHF Amplifiers


DESCRIPTION

The SD404 is an N-Channel Enhancement Mode device processed with Calogic's ultra high speed lateral DMOS technology. The SD404 is an excellent switch driver or analog switch. Its low threshold offers the designer an advantage in applying the benefits of low on resistance and high speed switching to low voltage circuits.


ORDERING INFORMATION

| Part | Package | Temperature Range |
|---------|--------------------------|-------------------|
| SD404BD | Plastic TO-92 Package | -55°C to +125°C |
| XSD404 | Sorted Chips in Carriers | -55°C to +125°C |
| SD404CY | SOT-89 Surface Mount | -55°C to +125°C |


PIN CONFIGURATION



CD3



SCHEMATIC DIAGRAM



PACKAGE DIMENSIONS AT END OF THIS DATA SHEET.

ABSOLUTE MAXIMUM RATINGS ($T_A = +25^{\circ}\text{C}$ unless otherwise noted)





| | | | |
|----------------------|-------|--|---|
| Drain-Source Voltage | +20V | Peak Pulsed Drain Current | +0.8A |
| Gate-Source Voltage | -0.3V | Continuous Drain Current | 100mA |
| | +20V | Power Dissipation (at or below $T_A = +25^{\circ}\text{C}$) | 300mW |
| Gate-Drain Voltage | -0.3V | Linear Derating Factor | 3.0mW/ $^{\circ}\text{C}$ |
| | +20V | Operating Junction and Storage | |
| Source-Drain Voltage | -0.3V | Temperature Range | -40 $^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$ |

ELECTRICAL CHARACTERISTICS ($T_A = +25^{\circ}\text{C}$ unless otherwise specified)


| SYMBOL | CHARACTERISTICS | MIN | TYP | MAX | UNIT | TEST CONDITIONS |
|----------------|--|-----|-----|-----|---------------|---|
| STATIC | | | | | | |
| BV_{DSS} | Drain-Source Breakdown Voltage | 20 | 25 | | V | $I_D = 1.0\mu\text{A}$, $V_{GS} = 0$ |
| $I_{D(OFF)}$ | Drain-Source OFF Leakage Current | | | 1.0 | μA | $V_{DS} = 15\text{V}$, $V_{GS} = 0$ |
| I_{GSS} | Gate-Source Leakage Current | | | 10 | μA | $V_{GS} = 20\text{V}$, $V_{DS} = 0$ |
| $I_{D(ON)}$ | Drain-Source ON Current | 0.8 | 1.2 | | A | $V_{DS} = 10\text{V}$, $V_{GS} = 10\text{V}$ (Note 1) |
| $V_{GS(th)}$ | Gate-Source Threshold Voltage | 0.5 | 1.1 | 1.5 | V | $I_D = 1.0\mu\text{A}$, $V_{DS} = V_{GS}$ |
| $V_{DS(ON)}$ | Drain-Source ON Voltage | | | 200 | mV | $I_D = 10\text{mA}$ $V_{GS} = 2.4\text{V}$ $I_D = 100\text{mA}$ $V_{GS} = 4.5\text{V}$ (Note 1) |
| $r_{DS(ON)}$ | Drain-Source ON Resistance | | | 20 | ohms | |
| $V_{DS(ON)}$ | Drain-Source ON Voltage | | | 800 | mV | |
| $r_{DS(ON)}$ | Drain-Source ON Resistance | | | 8.0 | ohms | |
| DYNAMIC | | | | | | |
| g_{fs} | Common-Source Forward Transconductance | 100 | | | mS | $I_D = 0.3\text{A}$, $V_{DS} = 20\text{V}$ $f = 1\text{KHz}$ (Note 1) |
| C_{iss} | Common-Source Input Capacitance | | 12 | 18 | pf | $V_{DS} = 20\text{V}$, $V_{GS} = 0$ $f = 1\text{MHz}$ |
| C_{oss} | Common-Source Output Capacitance | | 6.0 | 8.0 | | |
| C_{rss} | Common-Source Reverse Transfer Capacitance | | 1.2 | 2.0 | | |
| $t_{d(on)}$ | Turn ON Delay Time | | 1.0 | 1.5 | nS | $V_{DD} = 10\text{V}$, $R_L = 390\Omega$ $V_{G(ON)} = 10\text{V}$, $R_G = 51\Omega$ $C_L = 1.5\text{pF}$ |
| t_r | Rise Time | | 1.0 | 2.0 | | |
| $t_{(OFF)}$ | Turn OFF Time | | 1.0 | | | |

 Note 1: Pulse Test, 80 μSec , 1% Duty Cycle


TYPICAL PERFORMANCE CHARACTERISTICS ($T_A = +25^\circ\text{C}$ unless otherwise noted)

FORWARD TRANSCONDUCTANCE
 -VS-
ON DRAIN CURRENT

CAPACITANCES
 -VS-
DRAIN-SOURCE VOLTAGE

DRAIN-SOURCE ON RESISTANCE
 -VS-
GATE-SOURCE VOLTAGE

ON DRAIN CURRENT
 -VS-
GATE-SOURCE VOLTAGE




SWITCHING TIMES TEST CIRCUIT



TEST WAVEFORMS



PACKAGE DIMENSIONS



DNVMS

N-Channel Enhancement Mode Dual DMOS FET



SD411

FEATURES

- Normally "OFF" Configuration
- High Speed Switching under 1 ns (typically)
- Ultra Low Capacitance $C_{iss} < 3.5$ pf (typically)
- Tight Matching Characteristics
- Pin Compatible to Industry Standard
Dual JFETs with Addition of Substrate Bias Pin

APPLICATIONS

- Wideband Differential Amplifiers
- Cascode Amplifiers
- High Intercept Point Balanced Mixers
- Oscillators
- High Speed Analog Comparators


DESCRIPTION

The SD411 is constructed utilizing Calogic's high speed lateral DMOS techniques featuring tight matching characteristics between each FET. This device is an excellent choice for instrumentation, communication, RF and Video designs.


ORDERING INFORMATION

| Part | Package | Temperature Range |
|--------|--------------------------|-------------------|
| SD411 | TO-78 Hermetic Package | -55°C to +150°C |
| XSD411 | Sorted Chips in Carriers | -55°C to +150°C |

PIN CONFIGURATION




- 1 SOURCE 1
- 2 DRAIN 1
- 3 GATE 1
- 4 CASE/BODY
- 5 SOURCE 2
- 6 DRAIN 2
- 7 GATE 2



BOTTOM VIEW

PACKAGE DIMENSIONS



ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

| | | | |
|--|-------------|---|--------------------|
| V _{DS} Drain-Source Voltage |+20V | P _D Device Dissipation (each side) | 360 mW |
| V _{SD} Source-Drain Voltage |+10V | Derating Factor | 2.88 mW/°C |
| V _{DB} Drain-Body voltage |+25V | P _D Total Device Dissipation | 500 mW |
| V _{SB} Source-Body Voltage |+15V | Derating Factor | 4 mW/°C |
| V _{GD} Gate-Drain Voltage |+25V | T _J Operating Junction | |
| V _{GS} Gate-Source Voltage |+25V | Temperature Range |-55 to +150°C |
| V _{GB} Gate-Body Voltage |+25V | T _S Storage Temperature Range |-55 to +150°C |
| V _{G1G2} Gate-to-Gate Voltage |+25V | T _L Lead Temperature (1/16" from mounting surface for 10 sec.) |+260°C |
| V _{D1D2} Drain-to-Drain Voltage |+20V | | |
| V _{S1S2} Source-to-Source Voltage |+15V | | |
| I _D Continuous Drain Current |+50 mA | | |

ELECTRICAL CHARACTERISTICS(T_A = +25°C per side unless otherwise noted)

| SYMBOL | CHARACTERISTIC | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
|---|---|-----|-----|-----|-------|---|
| STATIC | | | | | | |
| BV _{DS} | Drain Source Breakdown Voltage | 20 | | | V | I _D = 10 nA, V _{GS} = V _{BS} = -5V |
| BV _{SD} | Source-Drain Breakdown Voltage | 10 | | | | I _S = 10 nA, V _{GD} = V _{BD} = -5V |
| BV _{DB} | Drain-Body Breakdown Voltage | 25 | | | | I _D = 10 nA, V _{GB} = 0 Source Open |
| BV _{SB} | Source-Body Breakdown Voltage | 15 | | | | I _S = 10μA, V _{GB} = 0 Drain Open |
| I _{DSX} | Drain-Source Leakage Current | | 0.7 | 10 | nA | V _{DS} = 20V, V _{GS} = V _{BS} = -5V |
| I _{GBS} | Gate-Body Leakage Current | | | 1.0 | μA | V _{GS} = 25V, V _{DB} = V _{SB} = 0 |
| V _{GS(th)} | Gate-Source Threshold Voltage | 0.5 | 1.0 | 2.0 | V | I _D = 1.0μA, V _{DS} = V _{GS} , V _{SB} = 0 |
| r _{DS(ON)} | Drain-Source ON Resistance ⁽¹⁾ | | | 70 | ohms | I _D = 1.0mA, V _{GS} = 5.0V, V _{SB} = 0 |
| DYNAMIC | | | | | | |
| g _{fs} | Common-Source Forward Transconductance ⁽¹⁾ | 10 | 12 | | mS | V _{DS} = 10V, I _D = 20mA, V _{SB} = 0 f = 1KHZ |
| C _{iss} | Common-Source Input Capacitance | | 3.5 | | pF | V _{DS} = 10V, V _{GS} = V _{BS} = 0 f = 1MHZ |
| C _{oss} | Common-Source Output Capacitance | | 1.2 | | | |
| C _{rss} | Common Source Reverse Transfer Capacitance | | 0.3 | | | |
| C _(gs + sb) | Source Node Capacitance | | 4.5 | | | |
| MATCH | | | | | | |
| V _{GS1} - V _{GS2} | Differential Gate Source Voltage | | 25 | | mV | V _{DS} = 10V I _D = 5.0mA V _{SB} = 0 |
| $\frac{\Delta V_{GS1} - V_{DS2} }{\Delta T}$ | Differential Drift | | 25 | | μV/°C | T _A = -55°C to +125°C |

NOTE 1: Pulse Test, 80sec, 1% Duty Cycle