

# SGS N-CHANNEL POWER MOS TRANSISTORS



## PRELIMINARY DATA


### HIGH SPEED SWITCHING APPLICATIONS

These products are diffused multi-cells silicon gate N-Channel enhancement mode Power-Mos field effect transistors.

ABSOLUTE MAXIMUM RATINGS		SGSP111	SGSP112
$V_{DS}$	Drain-source voltage ( $V_{GS} = 0$ )	100V	80V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20\text{ K}\Omega$ )	100V	80V
$V_{GS}$	Gate-source voltage		$\pm 20V$
$I_D$	Drain current (continuous) $T_{case} = 25^\circ C$		5A
	$T_{case} = 100^\circ C$		3.2A
$I_{DM}^{(*)}$	Drain current (pulsed)		20A
$I_{DLM}$	Drain inductive current, clamped		20A
$P_{tot}$	Total power dissipation at $T_{case} = 25^\circ C$		15W
	Derating factor		$0.12W/^\circ C$
$T_{stg}$	Storage temperature		$-55$ to $150^\circ C$
$T_j$	Max. operating junction temperature		$150^\circ C$


(\*) Pulse width limited by safe operating area

### INTERNAL SCHEMATIC DIAGRAM



### MECHANICAL DATA

Dimensions in mm



# SGSP111 SGSP112

## THERMAL DATA

$R_{th\ j-case}$	Thermal resistance junction-case	max.	8.3 °C/W
$T_L$	Maximum lead temperature for soldering purpose		275°C

## ELECTRICAL CHARACTERISTICS ( $T_{case} = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

### OFF

$V_{(BR)\ DSS}$	Drain-source breakdown voltage	$I_D = 250\ \mu\text{A}$ $V_{GS} = 0$ for <b>SGSP111</b> for <b>SGSP112</b>	100 80			V V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max. Rating}$			250	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20\text{V}$			100	nA

### ON\*

$V_{GS\ (th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250\ \mu\text{A}$	2		4	V
$V_{DS\ (on)}$	Drain-source voltage	$V_{GS} = 10\text{V}$ $I_D = 2.5\text{A}$ $I_D = 5\text{A}$ $T_C = 100^\circ\text{C}$ $I_D = 2.5\text{A}$			0.75 1.65 1.50	V V V
$R_{DS\ (on)}$	Static drain-source on resistance	$V_{GS} = 10\text{V}$ $I_D = 2.5\text{A}$			0.3	$\Omega$
$g_{fs}$	Forward transconductance	$V_{DS} = 25\text{A}$ $I_D = 2.5\text{A}$	2			$\cup$

### DYNAMIC

$C_{iss}$	Input capacitance	$V_{DS} = 25\text{V}$ $f = 1\text{MHz}$ $V_{GS} = 0$		375	480	pF		
$C_{oss}$	Output capacitance						230	pF
$C_{rss}$	Reverse transfer capacitance						110	pF

**ELECTRICAL CHARACTERISTICS** (continued)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

**SWITCHING**

$t_{d(on)}$	Turn-on delay time	$V_{CC} = 25V$ $I_D = 2.5A$		35		ns
$t_r$	Rise time	$V_i = 10V$ $R_i = 50\Omega$		80		ns
$t_{d(off)}$	Turn-off delay time	(see test circuit)		80		ns
$t_f$	Fall time			40		ns

**SOURCE DRAIN DIODE**


$I_{SD}$	Source drain current				5	A
$I_{SDM}(\bullet)$	Source drain current (pulsed)				20	A
$V_{SD}$	Forward on voltage	$I_{SD} = 5A$ $V_{GS} = 0$			1.8	V
$t_{on}$	Turn-on time	$I_{SD} = 5A$ $V_{GS} = 0$		150		ns
$t_{rr}$	Reverse recovery	$dI/dt = 25A/\mu s$		150	200	ns

\* Pulsed: pulse duration = 300 $\mu s$ , duty cycle = 1.5%


( $\bullet$ ) Pulse width limited by safe operating area.

**For typical curves switching times resistive load, clamped inductive load, gate charge, body drain diode trr measurement, test circuits see SGSP211 Datasheet.**

**Safe operating areas**



**Derating curve**



Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-ATES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and substitutes all information previously supplied.

**SGS-ATES GROUP OF COMPANIES**

Italy - Brazil - France - Malta - Malaysia - Singapore - Sweden - Switzerland - United Kingdom - U.S.A. - West Germany

© 1985 SGS, All Rights Reserved - Printed in Italy



# N-CHANNEL POWER MOS TRANSISTORS



## PRELIMINARY DATA


### HIGH SPEED SWITCHING APPLICATIONS

These products are diffused multi-cells silicon gate N-Channel enhancement mode Power-Mos field effect transistors.

ABSOLUTE MAXIMUM RATINGS		SGSP116	SGSP117
$V_{DS}$	Drain-source voltage ( $V_{GS} = 0$ )	250V	200V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20\text{ K}\Omega$ )	250V	200V
$V_{GS}$	Gate-source voltage		$\pm 20V$
$I_D$	Drain current (continuous) $T_{case} = 25^\circ C$ $T_{case} = 100^\circ C$		4A 2.5A
$I_{DM}(\bullet)$	Drain current (pulsed)		16A
$I_{DLM}$	Drain inductive current, clamped		16A
$P_{tot}$	Total power dissipation at $T_{case} = 25^\circ C$ Derating factor		15W 0.12W/ $^\circ C$
$T_{stg}$	Storage temperature		-55 to 150 $^\circ C$
$T_j$	Max. operating junction temperature		150 $^\circ C$

( $\bullet$ ) Pulse width limited by safe operating area


### INTERNAL SCHEMATIC DIAGRAM




### MECHANICAL DATA

Dimensions in mm

Drain connected to case



TO-39



## THERMAL DATA

$R_{th\ j-case}$	Thermal resistance junction-case	max.	8.3 °C/W
$T_L$	Maximum lead temperature for soldering purpose		275°C

## ELECTRICAL CHARACTERISTICS ( $T_{case} = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

### OFF

$V_{(BR)\ DSS}$	Drain-source breakdown voltage	$I_D = 250\mu\text{A}$ $V_{GS} = 0$ for <b>SGSP116</b> for <b>SGSP117</b>	250 200			V V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max. Rating}$			250	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20\text{ V}$			100	nA

### ON\*

$V_{GS\ (th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250\mu\text{A}$	2		4	V
$V_{DS\ (on)}$	Drain-source voltage	$V_{GS} = 10\text{V}$ $I_D = 2\text{A}$ for <b>SGSP116</b> for <b>SGSP117</b> $V_{GS} = 10\text{V}$ $I_D = 4\text{A}$ for <b>SGSP116</b> for <b>SGSP117</b> $V_{GS} = 10\text{V}$ $I_D = 2\text{A}$ $T_{case} = 100^\circ\text{C}$ for <b>SGSP116</b> for <b>SGSP117</b>			2.4 1.5 5.4 3.5 4.8 3.0	V V V V V V
$R_{DS\ (on)}$	Static drain-source on resistance	$V_{GS} = 10\text{V}$ $I_D = 2\text{A}$ for <b>SGSP116</b> for <b>SGSP117</b>			1.20 0.75	$\Omega$ $\Omega$
gfs	Forward transconductance	$V_{DS} = 25\text{V}$ $I_D = 2\text{A}$	1.5	3.2		$\cup$



**SGSP116**  
**SGSP117**

## ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

### DYNAMIC

$C_{iss}$	Input capacitance	$V_{DS} = 25V$ $f = 1\text{ MHz}$ $V_{GS} = 0$	380	500	pF
$C_{oss}$	Output capacitance		100	130	pF
$C_{rss}$	Reverse transfer capacitance		50	65	pF

### SWITCHING

$t_{d(on)}$	Turn-on delay time	$V_{CC} = 100V$ $I_D = 2A$ $V_i = 10V$ $R_i = 50\Omega$ (see test circuit)	27		ns
$t_r$	Rise time		27		ns
$t_{d(off)}$	Turn-off delay time		30		ns
$t_f$	Fall time		30		ns

### SOURCE DRAIN DIODE

$I_{SD}$	Source drain current			4	A
$I_{SDM}^{(*)}$	Source drain current (pulsed)			16	A
$V_{SD}$	Forward on voltage	$I_{SD} = 4A$ $V_{GS} = 0$		1.8	V
$t_{on}$	Turn-on time	$I_{SD} = 4A$ $V_{GS} = 0$ $di/dt = 100A/\mu s$	100		ns
$t_{rr}$	Reverse recovery		180		ns

\* Pulsed: pulse duration = 300 $\mu s$ , duty cycle = 1.5%


(\*) Pulse width limited by safe operating area.

**For typical curves and switching times resistive load, clamped inductive load, gate charge, body drain diode trr measurement, test circuits see SGSP216 Datasheet**




**SGSP116**  
**SGSP117**

### Safe operating areas



### Derating curve



Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-ATES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and substitutes all information previously supplied.

SGS-ATES GROUP OF COMPANIES

Italy - Brazil - France - Malta - Malaysia - Singapore - Sweden - Switzerland - United Kingdom - U.S.A. - West Germany

© 1985 SGS, All Rights Reserved - Printed in Italy





# N-CHANNEL POWER MOS TRANSISTORS

**SGSP148/P149**  
**SGSP248/P249**  
**SGSP348/P349**

## ADVANCED DATA

### HIGH SPEED SWITCHING APPLICATIONS


These products are diffused multi-cells silicon gate N-Channel enhancement mode Power-Mos field effect transistors.

### ABSOLUTE MAXIMUM RATINGS

	TO-39 SOT-82 TO-220	SGSP148 SGSP248 SGSP348	SGSP149 SGSP249 SGSP349
$V_{DS}$	Drain-source voltage ( $V_{GS} = 0$ )	550V	500V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20 K\Omega$ )	550V	500V
$V_{GS}$	Gate-source voltage	$\pm 20V$	
$I_D$	Drain current (continuous) $T_{case} = 25^\circ C$ at $T_{case} = 100^\circ C$	0.5 A 0.35A	0.5 A 0.35A
$I_{DM}(\bullet)$	Drain current (pulsed)	2 A	
$I_{DLM}$	Drain inductive current, clamped	2 A	
$P_{tot}$	Total power dissipation at $T_{case} = 25^\circ C$ Derating factor	TO-39 15W	SOT-82 18W
$T_{stg}$	Storage temperature	TO-220 18W	
$T_j$	Max. operating junction temperature	0.12W $^\circ C$ 0.14W $^\circ C$ 0.14W $^\circ C$ -55 to 150 $^\circ C$ 150 $^\circ C$	


(•) Pulse width limited by safe operating area

### INTERNAL SCHEMATIC DIAGRAM



### MECHANICAL DATA

Dimensions in mm





**SGSP148/P149**  
**SGSP248/P249**  
**SGSP348/P349**

**THERMAL DATA**

			TO-39	SOT-82	TO-220
$R_{th\ j-case}$	Thermal resistance junction-case	max.	8.3°C/W	6.8°C/W	
$T_L$	Maximum lead temperature for soldering purpose		275°C		

**ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25^\circ C$  unless otherwise specified)

Parameter	Test conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

**OFF**

$V_{(BR)\ DSS}$	Drain-source breakdown voltage	$I_D = 250\ \mu A$ for <b>SGSP148/248/348</b> for <b>SGSP149/249/349</b>	550 500			V V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max. Rating}$			250	$\mu A$
$I_{GSS}$	Gate-body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 20\ V$			100	nA

**ON\***

$V_{GS\ (th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250\ \mu A$	2		4	V
$V_{DS\ (on)}$	Drain-source	$V_{GS} = 10\ V$ $I_D = 0.25\ A$ for <b>SGSP148/248/348</b> for <b>SGSP149/249/341</b>			10 7.5	V V
$R_{DS\ (on)}$	Static drain-source	$V_{GS} = 10\ V$ $I_D = 0.3\ A$ for <b>SGSP148/248/348</b> for <b>SGSP149/249/349</b>			30 40	V V
$g_{fs}$	Forward transconductance	$V_{DS} = 25\ A$ $I_D = 0.3\ A$	0.2			$\cup$

## ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

### DYNAMIC

$C_{iss}$	Input capacitance	$V_{DS} = 25\text{ V}$ $f = 1\text{ Mhz}$ $V_{GS} = 0$	80	105	pF
$C_{oss}$	Output capacitance			20	pF
$C_{rss}$	Reverse transfer capacitance			12	pF

### SWITCHING

$t_{d(on)}$	Turn-on time	$V_{CC} = 25\text{ V}$ $I_D = 0.25\text{ A}$ $V_I = 10\text{ V}$ $R_I = 50\Omega$ (see test circuit)	22		ns
$t_r$	Rise time		10		ns
$t_{d(off)}$	Turn-off delay time		35		ns
$t_f$	Fall time		8		ns

### SOURCE DRAIN DIODE


$I_{SD}$	Source drain current			0.5	A
$I_{SDM}(\bullet)$	Source drain current (pulsed)			2	A
$V_{SD}$	Forward on voltage	$I_{SD} = 0.5\text{ A}$ $V_{GS} = 0$		1.8	V
$t_{on}$	Turn-on time	$I_{SD} = 5\text{ A}$ $V_{GS} = 0$ $di/dt = 25\text{ A}/\mu\text{s}$	24		ns
$t_{rr}$	Reverse recovery		30		ns

\* Pulsed: pulse duration = 300 $\mu\text{s}$ , duty cycle = 1.5%


( $\bullet$ ) Pulse width limited by safe operating area.

### SWITCHING TIMES RESISTIVE LOAD

#### Test circuit



#### Waveforms



Pulse width  $\leq 100\ \mu\text{s}$

Duty cycle  $\leq 2\%$


$V_i = 10\text{ V}$



**SGSP148/P149**  
**SGSP248/P249**  
**SGSP348/P349**

## CLAMPED INDUCTIVE LOAD


### Test circuit




$V_i = 12V$

Pulse width: adjusted to obtain specified  $I_{DM}$ ,  $V_{clamp} = 0.75 V_{(BR) DSS}$

### Waveforms



## DIODE BODY-DRAIN $t_{rr}$ MEASUREMENT



### Jedec test circuit

Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-ATES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and substitutes all information previously supplied.

**SGS-ATES GROUP OF COMPANIES**

Italy - Brazil - France - Malta - Malaysia - Singapore - Sweden - Switzerland - United Kingdom - U.S.A. - West Germany

© 1985 SGS, All Rights Reserved - Printed in Italy