



PRELIMINARY DATA

HIGH SPEED SWITCHING APPLICATIONS

These products are diffused multi-cells silicon gate N-Channel enhancement mode Power-Mos field effect transistors.

ABSOL	UTE MAXIMUM RATINGS	SGSP111	SGSP112		
V _{DS}	Drain-source voltage (V _{GS} = 0)	100V	80V		
V_{DGR}	Drain-gate voltage ($R_{GS} = 20 \text{ K}\Omega$)	100V	l 80V		
V _{GS}	Gate-source voltage	±20V			
I _D	Drain current (continuous) T _{case} = 25°C		5A		
_	$T_{case} = 100$ °C	3.	.2A		
I _{DM} (●)	Drain current (pulsed)	20A			
I _{DLM}	Drain inductive current, clamped	20A			
P _{tot}	Total power dissipation at T _{case} = 25°C	15W			
101	Derating factor	0.12W/°C			
T _{stg}	Storage temperature	-55 to	150°C		
Tj	Max. operating junction temperature	150	0°C		


(•) Pulse width limited by safe operating area

INTERNAL SCHEMATIC DIAGRAM



MECHANICAL DATA

Dimensions in mm





THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max.	8.3	°C/W
TL	Maximum lead temperature for soldering purpose		275°	,C

ELECTRICAL CHARACTERISTICS (T_{case} = 25°C unless otherwise specified)

|--|

OFF

V _{(BR) DSS}	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}$ $V_{GS} = 0$ for SGSP111 for SGSP112	100 80		V V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max. Rating		250	μΑ
I _{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20V$		100	nΑ

ON*

V _{GS (th)}	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	2	4	V
V _{DS (on)}	Drain-source voltage	$V_{GS} = 10V I_{D} = 2.5A$ $I_{D} = 5A$ $T_{C} = 100^{\circ}C I_{D} = 2.5A$		0.75 1.65 1.50	V V
R _{DS (on)}	Static drain-source on resistance	V _{GS} = 10 V I _D = 2.5A		0.3	Ω
9 _{fs}	Forward transconductance	$V_{DS} = 25A$ $I_D = 2.5A$	2		Ŋ

DYNAMIC

C _{iss} Input capacitance C _{oss} Output capacitance C _{rss} Reverse transfer capacitance	$V_{DS} = 25V$ f = 1 MHz $V_{GS} = 0$		375	480 230 110	pF pF pF	
---	---------------------------------------	--	-----	-------------------	----------------	--

1.8

200

ns

ns

150

150

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit.
SWITCH	IING					
t _{d (on)} t _r t _{d (off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	$\begin{array}{cccc} V_{CC} = 25V & I_D = 2.5A \\ V_i = 10V & R_i = 50\Omega \\ \text{(see test circuit)} \end{array}$		35 80 80 40		ns ns ns ns
SOURCE	DRAIN DIODE					
I _{SD} I _{SDM} (●)	Source drain current Source drain current (pulsed)				5 20	A A

Forward on voltage

Reverse recovery

Turn-on time

 V_{SD}

 t_{on}

trr

For typical curves switching times resistive load, clamped inductive load, gate charge, body drain diode trr measurament, test circuits see SGSP211 Datasheet.

 $V_{GS} = 0$

 $V_{GS} = 0$

 $I_{SD} = 5A$

 $I_{SD} = 5A$


 $dI/dt = 25A/\mu s$

^{*} Pulsed: pulse duration = 300μ s, duty cycle = 1.5%


^(•) Pulse width limited by safe operating area.



Safe operating areas



Derating curve



Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of SGS-ATES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and substitutes all information previously supplied.



PRELIMINARY DATA


HIGH SPEED SWITCHING APPLICATIONS

These products are diffused multi-cells silicon gate N-Channel enhancement mode Power-Mos field effect transistors.

ABSOL	UTE MAXIMUM RATINGS	SGSP116	SGSP117	
V_{DS}	Drain-source voltage (V _{GS} = 0)	250V	200V	
V_{DGR}	Drain-gate voltage ($R_{GS} = 20 \text{ K}\Omega$)	250V	200V	
V_{GS}	Gate-source voltage	±2	0V	
I _D	Drain current (continuous) T _{case} = 25°C		4A	
	$T_{case} = 100$ °C	2.	5A	
I _{DM} (●)	Drain current (pulsed)	1	6A	
I _{DLM}	Drain inductive current, clamped	1	6A	
P_{tot}	Total power dissipation at $T_{case} = 25^{\circ}C$	1:	5W	
	Derating factor	0.12W/°C		
T_{stg}	Storage temperature	-55 to 150°C		
Tj	Max. operating junction temperature	150)°C	


^(•) Pulse width limited by safe operating area

INTERNAL SCHEMATIC DIAGRAM



MECHANICAL DATA

Dimensions in mm





THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max.	8.3 °C/W
TL	Maximum lead temperature for soldering purpose		275°C

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^{\circ}C$ unless otherwise specified)

Parameter Test conditions Min. Typ. Max. Unit	Parameter Test conditions	Min.	Тур.	Max.	Unit.
---	---------------------------	------	------	------	-------

OFF

V _{(BR) DSS}	Drain-source breakdown voltage	$I_D = 250\mu A V_{GS} = 0$ for SGSP116 for SGSP117	250 200		> >
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max. Rating		250	μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	$V_{GS} = \pm 20 \text{ V}$		100	nA

ON*

V _{GS (th)}	Gate threshold voltage	$V_{DS} = V_{GS} I_D = 250\mu A$	2		4	٧
V _{DS} (on)	Drain-source voltage	$\begin{array}{l} V_{GS} = 10V \ I_{D} = 2A \\ \text{for SGSP116} \\ \text{for SGSP117} \\ V_{GS} = 10V \ I_{D} = 4A \\ \text{for SGSP116} \\ \text{for SGSP117} \\ V_{GS} = 10V \ I_{D} = 2A \\ T_{case} = 100^{\circ}\text{C} \\ \text{for SGSP116} \\ \text{for SGSP116} \\ \text{for SGSP117} \end{array}$			2.4 1.5 5.4 3.5 4.8 3.0	>> >>
R _{DS (on)}	Static drain-source on resistance	$V_{GS} = 10V I_D = 2A$ for SGSP116 for SGSP117			1.20 0.75	Ω
gfs	Forward transconductance	$V_{DS} = 25V I_D = 2A$	1.5	3.2		Ŋ



ELECTRICAL CHARACTERISTICS (continued)

Parameter Test conditions Min. Typ. Ma	Unit.
--	-------

DYNAMIC

C _{iss} Input capacitance C _{oss} Output capacitance C _{rss} Reverse transfer capacitance	V _{DS} = 25V f = 1 MHz V _{GS} = 0	380 100 50	500 130 65	pF pF pF	
--	--	------------------	------------------	----------------	--

SWITCHING

$\begin{array}{ccc} t_{d~(on)} & \text{Turn-on delay time} \\ t_r & \text{Rise time} \\ t_{d~(off)} & \text{Turn-off delay time} \\ t_f & \text{Fall time} \end{array}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	27 27 30 30	ns ns ns ns
---	--	----------------------	----------------------

SOURCE DRAIN DIODE

I _{SD} I _{SDM} (◆)	Source drain current Source drain current (pulsed)			4 16	A A
V _{SD}	Forward on voltage	I _{SD} = 4A		1.8	v
t _{on}	Turn-on time Reverse recovery	$I_{SD} = 4A$ $V_{GS} = 0$ $di/dt = 100A/\mu s$	100 180		ns ns


^{*} Pulsed: pulse duration = 300μ s, duty cycle = 1.5%

For typical curves and switching times resistive load, clamped inductive load, gate charge, body drain diode trr measurament, test circuits see SGSP216 Datasheet


^(•) Pulse width limited by safe operating area.



Safe operating areas



Derating curve



Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-ATES. Specifications mentioned in this publication are subject to change without notice. This publication super-sedes and substitutes all information previously supplied.

SGSP148/P149 SGSP248/P249 SGSP348/P349

ADVANCED DATA

HIGH SPEED SWITCHING APPLICATIONS

These products are diffused multi-cells silicon gate N-Channel enhancement mode Power-Mos field effect transistors.

so		TO-39 SOT-82 TO-220	SGSP14 SGSP24 SGSP34	48 S	GSP149 GSP249 GSP349
V_{DS}	Drain-source voltage ($V_{GS} = 0$)		550V		500V
V_{DGR}	Drain-gate voltage ($R_{GS} = 20 \text{ K}\Omega$)		550V	1 .	500V
V_{GS}	Gate-source voltage		±20V		
I_D	Drain current (continuous) T _{case} =	25°C	0.5 A		
	at T _{case} =			0.35A	
I _{DM} (●)	Drain current (pulsed)			2 A	
I _{DLM}	Drain inductive current, clamped			2 A	
			TO-39	SOT-82	TO-220
P_{tot}	Total power dissipation at T _{case} =	25°C	15W	18W	18W
	Derating factor		0.12W°C	0.14W°C	0.14W°C
T_{stg}	Storage temperature		-5	5 to 150°	°C
T_j	Max. operating junction temperature	re		150°C	
			<u> </u>		


(•) Pulse width limited by safe operating area

INTERNAL SCHEMATIC DIAGRAM



MECHANICAL DATA

Dimensions in mm





THERMA	AL DATA		TO-39	SOT-82	TO-220
R _{th j-case}	Thermal resistance junction-case	max.	8.3°C/W	6.8	°C/W
TL	Maximum lead temperature for soldering purpose		se	275°C	

ELECTRICAL CHARACTERISTICS (T_{case} = 25°C unless otherwise specified)

Parameter	Test conditions	Min.	Тур.	Max.	Unit	
-----------	-----------------	------	------	------	------	--

OFF

V _{(BR) D}	_{ISS} Drain-source breakdown voltage	$I_D = 250 \mu\text{A} \text{V}_{GS} = 0$ for SGSP148/248/348 for SGSP149/249/349	550 500		V V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max. Rating		250	μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ±20 V		100	nA

ON*

V _{GS (th)}	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	2	4	V
V _{DS (on)}	Drain-source	$V_{GS} = 10V I_{D} = 0.25 \text{ A}$ for SGSP148/248/348 for SGSP149/249/341		10 7.5	> >
R _{DS (on)}	Static drain-source	$V_{GS} = 10 \text{ V } I_{D} = 0.3 \text{ A}$ for SGSP148/248/348 for SGSP149/249/349		30 40	> >
g _{fs}	Forward transconductance	$V_{DS} = 25A I_{D} = 0.3A$	0.2		α

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test conditions	Min.	Тур.	Max.	Unit.	
DYNAMIC						

C _{iss} Input capacitance C _{oss} Output capacitance C _{rss} Reverse transfer capacitance	$V_{DS} = 25 \text{ V} f = 1 \text{Mhz}$ $V_{GS} = 0$		80 10 2 1		
--	--	--	-----------------	--	--

SWITCHING

$ \begin{array}{cccc} & t_{d \; (on)} & & Turn\text{-on time} \\ & t_r & & Rise \; time \\ & t_{d \; (off)} & & Turn\text{-off delay time} \\ & t_f & & Fall \; time \\ \end{array} $	$\begin{array}{c} V_{CC} = 25V I_D = 0.25A \\ V_I = 10 \ V R_I = 50\Omega \\ \text{(see test circuit)} \end{array}$	22 10 35 8	ns ns ns
---	---	---------------------	----------------


SOURCE DRAIN DIODE

I _{SD} I _{SDM} (●)	Source drain current Source drain current (pulsed)			0.5 2	A A
V _{SD}	Forward on voltage	$I_{SD} = 0.5A$ $V_{GS} = 0$		1.8	٧
t _{on}	Turn-on time Reverse recovery	$I_{SD} = 5A$ $V_{GS} = 0$ $dI/dt = 25 A/\mu s$	24 30		ns ns


- * Pulsed: pulse duration = 300μ s, duty cycle = 1.5%
- (•) Pulse width limited by safe operating area.


SWITCHING TIMES RESISTIVE LOAD

Test circuit




Pulse width $\leq 100 \,\mu s$ Duty cycle $\leq 2\%$ $V_i = 10V$





CLAMPED INDUCTIVE LOAD

Test circuit




V_D V_{Clamp} V_{CC} V_{CC} V_{CC}

 $V_i = 12V$

Pulse width: adjusted to obtain specified I_{DM} , $V_{clamp} = 0.75 V_{(BR)\ DSS}$

DIODE BODY-DRAIN trr MEASUREMENT



Jedec test circuit

Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent for patent rights of SGS-ATES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and substitutes all information previously supplied.