

SSS N-CHANNEL POWER MOS TRANSISTORS

SGSP154/5/6
SGSP254/5/6
SGSP354/5/6

HIGH SPEED SWITCHING APPLICATIONS


These products are diffused multi-cells silicon gate N-Channel enhancement mode Power Mos field effect transistors.

ABSOLUTE MAXIMUM RATINGS

	TO-39	SGSP154	SGSP155	SGSP156
	SOT-82	SGSP254	SGSP255	SGSP256
	TO-220	SGSP354	SGSP355	SGSP356
V_{DS}	Drain-source voltage ($V_{GS} = 0$)		450V	350V
V_{DGR}	Drain-gate voltage ($R_{GS} = 20K\Omega$)		450V	350V
V_{GS}	Gate-source voltage		$\pm 20V$	
I_D	Drain current (continuous) $T_{case} = 25^\circ C$ $T_{case} = 100^\circ C$		1.5A	
$I_{DM}(\bullet)$	Drain current (pulsed)		1A	
I_{DLM}	Drain inductive current, clamped		6A	
P_{tot}	Total power dissipation at $T_{amb} = 25^\circ C$			
	Derating factor			
T_{stg}	Storage temperature		-55 to $150^\circ C$	
T_j	Junction temperature		$150^\circ C$	


(\bullet) Pulse width limited by safe operating area


INTERNAL SCHEMATIC DIAGRAM



MECHANICAL DATA

Dimensions in mm





THERMAL DATA

		TO-39	SOT-82	TO-220	
$R_{th\ j-case}$	Thermal resistance junction-case	max	8.3°C/W	2.5°C/W	3.12°C/W
T_L	Maximum lead temperature for soldering purpose		275°C		

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Test conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

OFF

$V_{(BR)\ DSS}$	Drain-source breakdown voltage	$I_D = 250\ \mu\text{A}$ $V_{GS} = 0$ for SGSP154/254/354 for SGSP155/255/355 for SGSP156/256/356	450 400 350			V V V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max. rating}$			250	μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20\text{V}$			100	nA

ON*

$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250\ \mu\text{A}$	2		4	V
$V_{DS(on)}$	Drain-source voltage	$V_{GS} = 10\text{V}$ $I_D = 0.75\text{A}$ for SGSP154/254/354 for SGSP155/255/355 for SGSP156/256/356 $T_{case} = 100^\circ\text{C}$ $V_{GS} = 10\text{V}$ $I_D = 0.75\text{A}$ for SGSP154/254/354 for SGSP155/255/355 for SGSP156/256/356			4.9 3.75 3.75	V V V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10\text{V}$ $I_D = 0.75\text{A}$ for SGSP154/254/354 for SGSP155/255/355 for SGSP156/256/356			9.8 7.5 7.5	V V V
g_{fs}	Forward transconductance	$V_{DS} = 25\text{V}$ $I_D = 0.75\text{A}$	0.85		6.5 5 5	Ω Ω Ω

ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test conditions	Min.	Typ.	Max.	Unit
-----------	-----------------	------	------	------	------

DYNAMIC

C_{iss}	Input capacitance	$V_{DS} = 25V$ $f = 1MHz$ $V_{GS} = 0$	180	250	pF
C_{oss}	Output capacitance		30	45	pF
C_{rss}	Reverse transfer		15	25	pF

SWITCHING



$t_{d(on)}$	Turn-on delay time	$V_{CC} = 25V$ $V_G = 10V$ $I_D = 0.75A$ $R_i = 50\Omega$ (see test circuit)	60		ns
t_r	Rise time		60		ns
$t_{d(off)}$	Turn-off delay time		60		ns
t_f	Fall time		80		ns

SOURCE DRAIN DIODE

I_{SD}	Source-drain current			1.5	A
$I_{SDM}(\bullet)$	Source-drain current (pulsed)			6	A
V_{SD}	Forward on voltage	$I_{SD} = 1.5A$ $V_{GS} = 0$		1.2	V
t_{on}	Turn-on time	$I_{SD} = 1.5A$ $V_{GS} = 0$ $di/dt = 25A/\mu s$	100		ns
t_{rr}	Reverse recovery time		70		ns

* Pulsed: pulse duration $< 300\mu s$, duty cycle $< 2\%$

(●) Pulse width limited by safe operating area

SWITCHING TIMES RESISTIVE LOAD
Test circuit

Waveforms



Pulse width $\leq 100 \mu s$

Duty cycle $\leq 2\%$


$V_i = 10V$

CLAMPED INDUCTIVE LOAD

Test circuit




Waveforms



$V_i = 12V$


Pulse width: adjusted to obtain specified I_{DM} , $V_{clamp} = 0.75 V_{(BR) DSS}$

GATE CHARGE TEST CIRCUIT




PW adjusted to obtain required V_G

DIODE BODY-DRAIN t_{rr} MEASUREMENT




Jedec test circuit


Safe operating areas




Output characteristics




Output characteristics




Transfer characteristics




Transconductance




Static drain-source on resistance




Normalized on resistance vs. temperature




Normalized breakdown voltage vs. temperature




Derating curve




Gate threshold voltage vs. temperature




Gate charge vs. gate-source voltage




Source-drain diode forward characteristics



Source-drain diode forward voltage vs. gate-source voltage



Capacitance variation



Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-ATES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and substitutes all information previously supplied.

SGS-ATES GROUP OF COMPANIES

Italy - Brazil - France - Malta - Malaysia - Singapore - Sweden - Switzerland - United Kingdom - U.S.A. - West Germany

© 1985 SGS, All Rights Reserved - Printed in Italy



N-CHANNEL POWER MOS TRANSISTORS

SGSP157
SGSP158

PRELIMINARY DATA

HIGH SPEED SWITCHING APPLICATIONS


These products are diffused multi-cells silicon gate N-Channel enhancement mode Power-Mos field effect transistors.

ABSOLUTE MAXIMUM RATINGS

		SGSP157	SGSP158
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	60V	50V
V_{DGR}	Drain-gate voltage ($R_{GS} = 20\text{ K}\Omega$)	60V	50V
V_{GS}	Gate-source voltage		$\pm 20V$
I_D	Drain current (continuous) $T_{case} = 25^\circ C$		5A
	$T_{case} = 100^\circ C$		3.2A
$I_{DM}^{(*)}$	Drain current (pulsed)		20A
I_{DLM}	Drain inductive current, clamped		20A
P_{tot}	Total power dissipation at $T_{case} = 25^\circ C$		15W
	Derating factor		0.12W/ $^\circ C$
T_{stg}	Storage temperature		-55 to 150 $^\circ C$
T_j	Max. operating junction temperature		150 $^\circ C$

(*) Pulse width limited by safe operating area


INTERNAL SCHEMATIC DIAGRAM



MECHANICAL DATA

Dimensions in mm

Drain connected to case



TO-39



SGSP157
SGSP158

THERMAL DATA

$R_{th\ j-case}$	Thermal resistance junction-case	max.	8.3 °C/W
T_L	Maximum lead temperature for soldering purpose		275°C

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^\circ C$ unless otherwise specified)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

OFF

$V_{(BR)\ DSS}$	Drain-source breakdown voltage	$I_D = 250\mu A$ $V_{GS} = 0$ for SGSP157 for SGSP158	60 50			V V
I_{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	$V_{DS} = \text{Max. Rating}$			250	μA
I_{GSS}	Gate-body leakage current ($V_{DS} = 0$)	$V_{GS} = \pm 20\ V$			100	nA

ON*

$V_{GS\ (th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ $I_D = 250\ \mu A$	2		4	V
$V_{DS\ (on)}$	Drain-source voltage	$V_{GS} = 10V$ $I_D = 2.5A$ $I_D = 5A$ $T_C = 100^\circ C$ $I_D = 2.5A$			0.75 1.65 1.50	V V V
$R_{DS\ (on)}$	Static drain-source on resistance	$V_{GS} = 10\ V$ $I_D = 2.5A$			0.3	Ω
g_{fs}	Forward transconductance	$V_{DS} = 25V$ $I_D = 2.5A$	1.5			Ω

DYNAMIC

C_{iss}	Input capacitance	$V_{DS} = 25V$ $f = 1\ MHz$ $V_{GS} = 0$		210	270	pF
C_{oss}	Output capacitance			115	150	pF
C_{rss}	Reverse transfer capacitance			54	70	pF



ELECTRICAL CHARACTERISTICS (continued)

Parameter	Test conditions	Min.	Typ.	Max.	Unit.
-----------	-----------------	------	------	------	-------

SWITCHING

$t_{d(on)}$	Turn-on delay time	$V_{CC} = 25V$ $I_D = 2.5A$ $V_i = 10V$ $R_i = 4.7 \Omega$ (see test circuit)	10		ns
t_r	Rise time		25		ns
$t_{d(off)}$	Turn-off delay time		15		ns
t_f	Fall time		10		ns

SOURCE DRAIN DIODE

I_{SD}	Source drain current			5	A
$I_{SDM}^{(*)}$	Source drain current (pulsed)			20	A
V_{SD}	Forward on voltage	$I_{SD} = 5A$ $V_{GS} = 0$		1.80	V
t_{on}	Turn-on time	$I_{SD} = 5A$ $V_{GS} = 0$ $di/dt = 25A/\mu s$	90		ns
t_{rr}	Reverse recovery		120		ns

* Pulsed: pulse duration = $300\mu s$, duty cycle = 1.5%


(*) Pulse width limited by safe operating area.

For typical curves and switching times resistive load, clamped inductive load, gate charge, body drain diode t_{rr} measurement test circuits, see SGSP257 Datasheet.




SGSP157 SGSP158

Safe operating areas



Derating curve



Information furnished is believed to be accurate and reliable. However, no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-ATES. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and substitutes all information previously supplied.

SGS-ATES GROUP OF COMPANIES

Italy - Brazil - France - Malta - Malaysia - Singapore - Sweden - Switzerland - United Kingdom - U.S.A. - West Germany

© 1985 SGS, All Rights Reserved - Printed in Italy