

Monolithic Dual N-Channel Enhancement-Mode Lateral D-MOS FETs

Ordering Information

Differential Gate-Source Voltage	5mV	10mV	25mV	50mV
Differential Drift	25 μ V/°C	25 μ V/°C	25 μ V/°C	25 μ V/°C
TO-99 Hermetic Package	TMF120HD	TMF121HD	TMF122HD	TMF123HD
TO-99 Package with Shorting Ring	TMF120HD/R	TMF121HD/R	TMF122HD/R	TMF123HD/R
Sorted Chips in Waffle Pack	TMF120CHP	TMF121CHP	TMF122CHP	TMF123CHP

Note: Handle with care. Use all MOS handling precautions. Devices are extremely sensitive to ESD damage.

Features:

- Self-Aligning Silicon Gate Structure
- Dielectrically Isolated Pair
- Low Interelectrode Capacitances
- Input (Gate) Leakage Current
- Independent of Operating Point
- Gate-Source Voltage Differential as low as 5.0mV


Applications:

- High-speed Analog Comparators
- Wide-band Differential Amplifiers
- Wide-band Source Followers
- Sample and Hold Circuits
- Unidirectional Analog Switches
- Wide-band RF Amplifiers
- Cascade and Cascode Amplifiers


Absolute Maximum Ratings ($T_A = +25^\circ\text{C}$ each side unless otherwise noted)

V_{DS}	Drain-Source Voltage	+25	Vdc	T_S	Storage Temperature Range	-65 to +150°C
		-0.5	Vdc	T_j	Operating Junction Temperature	
V_{DG}	Drain-Gate Voltage	+25	Vdc		Range	-55 to +125°C
		-0.5	Vdc	P_D	Power Dissipation (one side)	
V_{GS}	Gate-Source Voltage	± 25	Vdc		(Derate at 3.7 mW/°C)	367mW
V_{GD}	Gate-Drain Voltage	± 25	Vdc	P_D	Power Dissipation (two sides)	
I_D	Drain Current	50	mA		(Derate at 5.0 mW/°C)	500 mW
$V_{D_1D_2}$	Drain ₁ -to-Drain ₂ Voltage	± 40	Vdc			

in Configuration (Top View)




Package Dimensions



All dimensions in inches and (millimeters)

Chip Configuration



Pad numbers correspond to Package Pin Assignment.

Body internally connected to source
Dimensions: .022 x .052 x .013 inches

DC Electrical Characteristics ($T_A = +25^\circ\text{C}$)

Parameter	Min	Typ	Max	Units	Test Conditions
BV_{DS} Drain-Source Breakdown Voltage	25	45		V	$I_D = 1.0\mu\text{A}, V_{GS} = 0$
I_{GSS} Forward Gate Leakage Current		**	1.0	nA	$V_{GS} = 20\text{V}, V_{DS} = 0$
$V_{GS(th)}$ Gate-Source Threshold Voltage	0.5	0.9	1.5	V	$V_{DS} = V_{GS}, I_D = 1.0\mu\text{A}$
V_{GS} Gate-Source ON Voltage	1.5	2.2	3.0		$V_{DS} = 10\text{V}, I_D = 5.0\text{mA}$
$I_{D(off)}$ OF Drain Current		2.0	100	nA	$V_{DS} = 20\text{V}, V_{GS} = 0$
$r_{DS(on)}$ Drain-Source ON Resistance		60	100	ohms	$I_D = 5.0\text{mA}, V_{GS} = 10\text{V}$

** Actual value is less than 1.0 pA.

AC Electrical Characteristics ($T_A = +25^\circ\text{C}$)

Parameter	Min	Typ	Max	Units	Test Conditions	
g_{fs} Common Source Forward Transconductance	7.0	10.5	14	mmhos	$V_{DS} = 10\text{V}$ $I_D = 5.0\text{mA}$	$f = 1\text{KHz}$
g_{os} Common Source Output Conductance		13	100	μmhos		
C_{iss} Common Source Input Capacitance		2.0	3.0	pF	$V_{DS} = 10\text{V}$ $V_{GS} = 0$	$f = 1\text{MHz}$
C_{rss} Common Source Reverse Transfer Capacitance		0.4	0.7			
C_{oss} Common Source Output Capacitance		1.5	2.5			
C_{DCASE} Drain to Case Capacitance		1.8		pF	$V_{DCASE} = \pm 20\text{V}, V_{GS} = 0$ $f = 1\text{MHz}$	

Matching Characteristics ($T_A = +25^\circ\text{C}$ unless otherwise specified)

Parameter	Min	Typ	Max	Units	Test Conditions
$ V_{GS1} - V_{GS2} $ Gate-Source Voltage Differential	TMF120		5.0	mV	$V_{DS} = 10\text{V}$ $I_D = 5.0\text{mA}$
	TMF121		10		
	TMF122		25		
	TMF123		50		
$\frac{\Delta V_{GS1} - V_{GS2} }{\Delta T}$ Gate-Source Voltage Differential Drift		25		$\mu\text{V}/^\circ\text{C}$	$T_A = -55$ to $+125^\circ\text{C}$
$\frac{g_{fs1}}{g_{fs2}}$ Transconductance Ratio Note 1	0.95	0.98	1.0		$f = 1\text{KHz}$
I_{D1D2} Drain to Drain Leakage Current		1.0	100	pA	$V_{D1D2} = \pm 40\text{V}$ $V_{G1S1} = 0, V_{G2S2} = 0$
C_{D1D2} Drain to Drain Capacitance		0.9		pF	$V_{D1D2} = \pm 40\text{V}, f = 1\text{MHz}$ $V_{G1S1} = 0, V_{G2S2} = 0$


Note 1: The lower value is side 1.

$T_A = +25^\circ\text{C}$ unless otherwise noted


SD210-215, SD5000-5002, SD5100-5101, SD5200

"SD" CURVES


ON DRAIN CURRENT VS GATE-SOURCE VOLTAGE




DRAIN-SOURCE ON RESISTANCE VS GATE-SOURCE VOLTAGE




GATE-SOURCE THRESHOLD VOLTAGE VS SOURCE-BODY VOLTAGE




ZERO TEMPERATURE COEFFICIENT POINT OF DRAIN CURRENT VS GATE THRESHOLD VOLTAGE




FORWARD TRANSCONDUCTANCE VS ON DRAIN CURRENT




OUTPUT CONDUCTANCE VS DRAIN-SOURCE VOLTAGE



OUTPUT CONDUCTANCE VS DRAIN CURRENT




OUTPUT CONDUCTANCE VS DRAIN-SOURCE VOLTAGE




$T_A = +25^\circ\text{C}$ unless otherwise noted

SD210-215, SD5000-5002, SD5100-5101, SD5200

**CAPACITANCES
VS
DRAIN-SOURCE VOLTAGE**




**NODE CAPACITANCE
VS
SOURCE-BODY VOLTAGE**




TMF120-123


**ON DRAIN CURRENT
VS
GATE-SOURCE VOLTAGE**



**DRAIN-SOURCE ON RESISTANCE
VS
GATE-SOURCE VOLTAGE**




**GATE-SOURCE THRESHOLD VOLTAGE
VS
AMBIENT TEMPERATURE**




“TMF” CURVES

**CAPACITANCES
VS
DRAIN-SOURCE VOLTAGE**



**FORWARD TRANSCONDUCTANCE
VS
ON DRAIN CURRENT**



**OUTPUT CONDUCTANCE
VS
DRAIN CURRENT**

