

TN0201L, TN0401L N-Channel Enhancement-Mode MOS Transistors

PRODUCT SUMMARY


PART NUMBER	$V_{(BR)DSS}$ (V)	$r_{DS(ON)}$ (Ω)	I_D (A)
TN0201L	20	1.2	0.64
TN0401L	40	1.2	0.64

TO-92 (TO-226AA)

BOTTOM VIEW



- 1 SOURCE
- 2 GATE
- 3 DRAIN



Performance Curves: VNDQ03

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNITS
		TN0201L	TN0401L	
Drain-Source Voltage	V_{DS}	20	40	V
Gate-Source Voltage	V_{GS}	± 20	± 20	
Continuous Drain Current	I_D	$T_A = 25^\circ\text{C}$	± 0.64	A
		$T_A = 100^\circ\text{C}$	± 0.38	
Pulsed Drain Current ¹	I_{DM}	± 1.5	± 1.5	
Maximum Power Dissipation	P_D	$T_A = 25^\circ\text{C}$	0.8	W
		$T_A = 100^\circ\text{C}$	0.32	
Operating Junction & Storage Temperature Range	T_J, T_{stg}	-55 to 150		$^\circ\text{C}$
Lead Temperature (¹ / ₁₆ " from case for 10 sec.)	T_L	300		

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	LIMITS	UNITS
Junction-to-Ambient	R_{thJA}	156	K/W

¹Pulse width limited by maximum junction temperature.

TN0201L, TN0401L



SPECIFICATIONS ^a				LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ^b	MIN	MAX	UNIT	
STATIC							
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}$ $I_D = 10\ \mu\text{A}$	TN0201L	40	20	V	
			TN0401L	50	40		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1.7	0.5	2		
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 10	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 0.8 \times \text{rated } V_{(BR)DSS}, V_{GS} = 0\text{ V}$ $T_J = 125^\circ\text{C}$			1	μA	
					100		
On-State Drain Current ^c	$I_{D(ON)}$	$V_{DS} = 10\text{ V}, V_{GS} = 4.5\text{ V}$	0.8	0.25		A	
		$V_{DS} = 10\text{ V}, V_{GS} = 10\text{ V}$	1.5	1.0			
Drain-Source On-Resistance ^c	$r_{DS(ON)}$	$V_{GS} = 3.5\text{ V}, I_D = 50\text{ mA}$	2.5		4	Ω	
		$V_{GS} = 4.5\text{ V}, I_D = 250\text{ mA}$	1.4		2.0		
		$T_J = 125^\circ\text{C}$	2.8		4.0		
		$V_{GS} = 10\text{ V}, I_D = 1\text{ A}$	0.85		1.2		
Forward Transconductance ^c	g_{FS}	$V_{DS} = 10\text{ V}, I_D = 0.5\text{ A}$	500	200		mS	
DYNAMIC							
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 15\text{ V}, f = 1\text{ MHz}$	40		60	pF	
Output Capacitance	C_{oss}		35		50		
Reverse Transfer Capacitance	C_{rss}		10		15		
SWITCHING							
Turn-On Time	t_{ON}	$V_{DD} = 25\text{ V}, R_L = 23\ \Omega, I_D = 1\text{ A}$ $V_{GEN} = 10\text{ V}, R_G = 25\ \Omega$ (Switching time is essentially independent of operating temperature)	10		30	ns	
Turn-Off Time	t_{OFF}		15		30		

NOTES:

- a. $T_A = 25^\circ\text{C}$ unless otherwise noted.
- b. For design aid only, not subject to production testing.
- c. Pulse test: Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.

TN0601L

N-Channel Enhancement-Mode MOS Transistor

PRODUCT SUMMARY

$V_{(BR)DSS}$ (V)	$r_{DS(ON)}$ (Ω)	I_D (A)
60	1.8	0.47


TO-92 (TO-226AA)



BOTTOM VIEW



- 1 SOURCE
- 2 GATE
- 3 DRAIN



Performance Curves: VNDQ06

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	$T_A = 25^\circ\text{C}$	0.47
		$T_A = 100^\circ\text{C}$	0.29
Pulsed Drain Current ¹	I_{DM}	1.5	A
Maximum Power Dissipation	P_D	$T_A = 25^\circ\text{C}$	0.80
		$T_A = 100^\circ\text{C}$	0.32
Operating Junction & Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Lead Temperature ($1/16"$ from case for 10 sec.)	T_L	300	

6

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	LIMITS	UNITS
Junction-to-Ambient	R_{thJA}	156	K/W

¹Pulse width limited by maximum junction temperature.

SPECIFICATIONS ^a				LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ^b	MIN	MAX	UNIT	
STATIC							
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 10\ \mu\text{A}$	70	60		V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1.7	0.5	2		
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 10	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 48\text{ V}, V_{GS} = 0\text{ V}$ $T_J = 125^\circ\text{C}$			1	μA	
					100		
On-State Drain Current ^c	$I_{D(ON)}$	$V_{DS} = 10\text{ V}, V_{GS} = 4.5\text{ V}$ $V_{DS} = 10\text{ V}, V_{GS} = 10\text{ V}$	0.5	0.25		A	
			1.5	1			
Drain-Source On-Resistance ^c	$r_{DS(ON)}$	$V_{GS} = 4.5\text{ V}, I_D = 250\text{ mA}$ $T_J = 125^\circ\text{C}$	2		3	Ω	
			4		6		
			4		5		
			1.3		1.8		
Forward Transconductance ^c	g_{FS}	$V_{DS} = 10\text{ V}, I_D = 500\text{ mA}$	350	200		mS	
DYNAMIC							
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$	40		60	pF	
Output Capacitance	C_{oss}		30		50		
Reverse Transfer Capacitance	C_{rss}		5		10		
SWITCHING							
Turn-On Time	t_{ON}	$V_{DD} = 25\text{ V}, R_L = 23\ \Omega, I_D = 1.0\text{ A}$ $V_{GEN} = 10\text{ V}, R_G = 25\ \Omega$ (Switching time is essentially independent of operating temperature)	8		15	ns	
Turn-Off Time	t_{OFF}		9		15		

NOTES:

- a. $T_A = 25^\circ\text{C}$ unless otherwise noted.
- b. For design aid only, not subject to production testing.
- c. Pulse test: Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.

TN1206L

N-Channel Enhancement-Mode MOS Transistor

PRODUCT SUMMARY

$V_{(BR)DSS}$ (V)	$r_{DS(ON)}$ (Ω)	I_D (A)
120	6	0.18


TO-92 (TO-226AA)



BOTTOM VIEW



- 1 SOURCE
- 2 GATE
- 3 DRAIN



Performance Curves: See VNDQ12

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Drain-Source Voltage	V_{DS}	120	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current	I_D	$T_A = 25^\circ\text{C}$	± 0.18
		$T_A = 100^\circ\text{C}$	± 0.11
Pulsed Drain Current ¹	I_{DM}	± 1	A
Maximum Power Dissipation	P_D	$T_A = 25^\circ\text{C}$	0.8
		$T_A = 100^\circ\text{C}$	0.32
Operating Junction & Storage Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$
Lead Temperature ($1/16"$ from case for 10 sec.)	T_L	300	

6

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	LIMITS	UNITS
Junction-to-Ambient	R_{thJA}	156	K/W

¹Pulse width limited by maximum junction temperature.

SPECIFICATIONS ^a				LIMITS			
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ^b	MIN	MAX	UNIT	
STATIC							
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 100\ \mu\text{A}$	145	120		V	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250\ \mu\text{A}$	1.4	0.5	2.0		
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$	± 1		± 10	nA	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 96\text{ V}, V_{GS} = 0\text{ V}$ $T_J = 125^\circ\text{C}$			10 500	μA	
On-State Drain Current ^c	$I_{D(ON)}$	$V_{DS} = 10\text{ V}, V_{GS} = 4.5\text{ V}$	0.6	0.2		A	
		$V_{DS} = 10\text{ V}, V_{GS} = 10\text{ V}$	0.8	0.5			
Drain-Source On-Resistance ^c	$r_{DS(ON)}$	$V_{GS} = 3.5\text{ V}, I_D = 100\text{ mA}$	4.5		8	Ω	
		$V_{GS} = 4.5\text{ V}, I_D = 2\text{ mA}$	3.8		6		
		$T_J = 125^\circ\text{C}$	7.6		12		
		$V_{GS} = 10\text{ V}, I_D = 300\text{ mA}$	3.3		6		
Forward Transconductance ^c	g_{FS}	$V_{DS} = 10\text{ V}, I_D = 200\text{ mA}$	400	250		mS	
DYNAMIC							
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$	35		50	pF	
Output Capacitance	C_{oss}		15		25		
Reverse Transfer Capacitance	C_{rss}		2		5		
SWITCHING							
Turn-On Time	t_{ON}	$V_{DD} = 60\text{ V}, R_L = 150\ \Omega, I_D = 0.4\text{ A}$ $V_{GEN} = 10\text{ V}, R_G = 25\ \Omega$	8		15	ns	
Turn-Off Time	t_{OFF}	(Switching time is essentially independent of operating temperature)	10		20		

NOTES:

- a. $T_A = 25^\circ\text{C}$ unless otherwise noted.
- b. For design aid only, not subject to production testing.
- c. Pulse test: Pulse Width $\leq 300\ \mu\text{sec}$, Duty Cycle $\leq 2\%$.