



## N-Channel Enhancement-Mode Vertical DMOS FETs

### Ordering Information Standard Commercial Devices

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	V <sub>GS(th)</sub> (max)	Order Number / Package	
				TO-92	DICE†
350V	22Ω	250mA	2.0V	TN0535N3	TN0535ND
400V	22Ω	250mA	2.0V	TN0540N3	TN0540ND

† MIL visual screening available

### High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

### Features

- Low threshold —2.0V max.
- High input impedance
- Low input capacitance — 48 pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

### Applications

- Logic level interface – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switches
- General purpose line driver
- Telecom switches

### Absolute Maximum Ratings

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.


### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options

(Note 1)



# Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{JA}$ $^\circ\text{C/W}$	$\theta_{JC}$ $^\circ\text{C/W}$	$I_{DR}^*$	$I_{DRM}$
TO-92	140mA	750mA	1.0W	170	125	140mA	750mA

\*  $I_D$  (continuous) is limited by max rated  $T_J$ .

# Electrical Characteristics (@ 25°C unless otherwise specified)



(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	TN0540	400		V	$V_{GS} = 0, I_D = 1\text{mA}$
		TN0535	350			
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.0	V	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.5	-4.5	mV/ $^\circ\text{C}$	
$I_{GSS}$	Gate Body Leakage			100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
$I_{DSS}$	Zero Gate Voltage Drain Current			10	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				500	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current		550		mA	$V_{GS} = 5\text{V}, V_{DS} = 25\text{V}$
		250	750			$V_{GS} = 10\text{V}, V_{DS} = 25\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		20	22	$\Omega$	$V_{GS} = 4.5\text{V}, I_D = 100\text{mA}$
			19	22		$V_{GS} = 10\text{V}, I_D = 150\text{mA}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.9	1.5	%/ $^\circ\text{C}$	$V_{GS} = 10\text{V}, I_D = 0.1\text{A}$
$G_{FS}$	Forward Transconductance	125	200		m $\Omega$	$V_{DS} = 25\text{V}, I_D = 0.1\text{A}$
$C_{ISS}$	Input Capacitance		48	60	pF	$V_{GS} = 0, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$
$C_{OSS}$	Common Source Output Capacitance		11	15		
$C_{RSS}$	Reverse Transfer Capacitance		3	8		
$t_{d(ON)}$	Turn-ON Delay Time		5	8	ns	$V_{DD} = 25\text{V},$ $I_D = 150\text{mA},$ $R_S = 50\Omega$
$t_r$	Rise Time		5	8		
$t_{d(OFF)}$	Turn-OFF Delay Time		5	8		
$t_f$	Fall Time		5	8		
$V_{SD}$	Diode Forward Voltage Drop		0.8	1.2	V	$V_{GS} = 0, I_{SD} = 150\text{mA}$
$t_{rr}$	Reverse Recovery Time		400		ns	$V_{GS} = 0, I_{SD} = 150\text{mA}$

**Notes:**


1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300ms pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area




Thermal Response Characteristics




7


BV<sub>DSS</sub> Variation with Temperature




On-Resistance vs. Drain Current




Transfer Characteristics




V<sub>(th)</sub> and R<sub>DS</sub> Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics




**N-Channel Enhancement-Mode  
Vertical DMOS FETs**
**Ordering Information**

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	V <sub>GS(th)</sub> (max)	Order Number / Package	
				TO-92	DICE†
350V	10Ω	1.0A	1.8V	TN0635N3	TN0635ND
400V	10Ω	1.0A	1.8V	TN0640N3	TN0640ND

† MIL visual screening available

**Features**

- Low threshold —1.8V max.
- High input impedance
- Low input capacitance — 85 pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

**Applications**

- Logic level interface – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switches
- General purpose line driver
- Telecom switches

**Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.

**Low Threshold DMOS Technology**

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

**Package Options**

(Note 1)



TO-92

Note 1: See Package Outline section for discrete pinouts.

# Thermal Characteristics

Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)	Power Dissipation @ T <sub>C</sub> = 25°C	θ <sub>ja</sub> °C/W	θ <sub>jc</sub> °C/W	I <sub>DR</sub> *	I <sub>DRM</sub>
TO-92	200mA	1.5A	1.0W	170	125	200mA	1.5A

\* I<sub>D</sub> (continuous) is limited by max rated T<sub>J</sub>

# Electrical Characteristics (@ 25°C unless otherwise specified)



(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	TN0640	400		V	V <sub>GS</sub> = 0, I <sub>D</sub> = 100µA
		TN0635	350			
V <sub>GS(th)</sub>	Gate Threshold Voltage	0.6		1.8	V	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 1mA
ΔV <sub>GS(th)</sub>	Change in V <sub>GS(th)</sub> with Temperature		-2.5	-4.0	mV/°C	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 1mA
I <sub>GSS</sub>	Gate Body Leakage			100	nA	V <sub>GS</sub> = ± 20V, V <sub>DS</sub> = 0
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			10		V <sub>GS</sub> = 0, V <sub>DS</sub> = Max Rating
				1	mA	V <sub>GS</sub> = 0, V <sub>DS</sub> = 0.8 Max Rating T <sub>A</sub> = 125°C
I <sub>D(ON)</sub>	ON-State Drain Current	0.3	1.5		mA	V <sub>GS</sub> = 5V, V <sub>DS</sub> = 25V
		1.0	1.8			V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V
R <sub>DS(ON)</sub>	Static Drain-to-Source ON-State Resistance		8	10	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 150mA
			8	10		V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.5A
ΔR <sub>DS(ON)</sub>	Change in R <sub>DS(ON)</sub> with Temperature			0.75	%/°C	V <sub>GS</sub> = 10V, I <sub>D</sub> = 500mA
G <sub>FS</sub>	Forward Transconductance	125			m S	V <sub>DS</sub> = 25V, I <sub>D</sub> = 100mA
C <sub>ISS</sub>	Input Capacitance		85	130	pF	V <sub>GS</sub> = 0, V <sub>DS</sub> = 25V f = 1 MHz
C <sub>OSS</sub>	Common Source Output Capacitance		25	75		
C <sub>RSS</sub>	Reverse Transfer Capacitance		10	20		
t <sub>d(ON)</sub>	Turn-ON Delay Time			20	ns	V <sub>DD</sub> = 25V, I <sub>D</sub> = 0.5A, R <sub>S</sub> = 50Ω
t <sub>r</sub>	Rise Time			15		
t <sub>d(OFF)</sub>	Turn-OFF Delay Time			25		
t <sub>f</sub>	Fall Time			20		
V <sub>SD</sub>	Diode Forward Voltage Drop			1.8	V	V <sub>GS</sub> = 0, I <sub>SD</sub> = 200mA
t <sub>rr</sub>	Reverse Recovery Time		300		ns	V <sub>GS</sub> = 0, I <sub>SD</sub> = 1.0A

**Notes:**


- All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300ms pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Case Temperature




Maximum Rated Safe Operating Area




Thermal Response Characteristics




BV<sub>DSS</sub> Variation with Temperature




On-Resistance vs. I<sub>D</sub>




Transfer Characteristics




V<sub>(th)</sub> and R<sub>DS</sub> Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics






**N-Channel Enhancement-Mode  
Vertical DMOS FETs**
**Ordering Information**

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	V <sub>GS(th)</sub> (max)	Order Number / Package	
				TO-92	DICE†
20V	1.3Ω	0.5A	1.0V	TN0702N3	TN0702ND

† MIL visual screening available

**Features**

- Low threshold — 1.0 max
- On resistance guaranteed at V<sub>GS</sub> = 2, 3, and 5 volts
- High input impedance
- Low input capacitance — 130 pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage

**Applications**

- Logic level interface
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switches
- General purpose line driver
- Telecom switches

**Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\*Distance of 1.6 mm from case for 10 seconds.


**Low Threshold DMOS Technology**

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

**Package Options**

(Note 1)



# Thermal Characteristics

TN07L

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{JC}$ $^\circ\text{C/W}$	$\theta_{JA}$ $^\circ\text{C/W}$	$I_{DR}^*$	$I_{DRM}$
TO-92	0.6A	0.75A	1W	125	170	0.6A	0.75A

\*  $I_D$  (continuous) is limited by max rated  $T_j$ .

# Electrical Characteristics (@ $25^\circ\text{C}$ unless otherwise specified)



(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	20			V	$V_{GS} = 0, I_D = 1\text{mA}$
$V_{GS(th)}$	Gate Threshold Voltage	0.5	0.8	1.0	V	$V_{GS} = V_{DS}, I_D = 1.0\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.0	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = 1.0\text{mA}$
$I_{GSS}$	Gate Body Leakage			100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$
$I_{DSS}$	Zero Gate Voltage Drain Current			100	nA	$V_{DS} = 20\text{V}, V_{GS} = 0\text{V}$
				100	$\mu\text{A}$	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0\text{V}, T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current	0.5	1.0		A	$V_{GS} = V_{DS} = 5\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		4.0	5.0	$\Omega$	$V_{GS} = 2\text{V}, I_D = 50\text{mA}$
			1.9	2.5		$V_{GS} = 3\text{V}, I_D = 200\text{mA}$
			1.0	1.3		$V_{GS} = 5\text{V}, I_D = 500\text{mA}$
$G_{FS}$	Forward Transconductance	100			m $\Omega^{-1}$	$V_{DS} = 5\text{V}, I_D = 500\text{mA}$
$C_{ISS}$	Input Capacitance		130	200	pF	$V_{GS} = 0\text{V}, V_{DS} = 20\text{V}, f = 1\text{MHz}$
$C_{OSS}$	Common Source Output Capacitance		70	125		
$C_{RSS}$	Reverse Transfer Capacitance		30	60		
$t_{d(ON)}$	Turn-ON Delay Time			20	ns	$V_{DD} = 20\text{V}, I_D = 0.5\text{A}, R_S = 50\Omega$
$t_r$	Rise Time			20		
$t_{d(OFF)}$	Turn-OFF Delay Time			30		
$t_f$	Fall Time			20		
$V_{SD}$	Diode Forward Voltage Drop			1.0		

**Notes:**

1. All D.C. parameters 100% tested at  $25^\circ\text{C}$  unless otherwise stated. (Pulse test: 300  $\mu\text{s}$  pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit




**N-Channel Enhancement-Mode  
Vertical DMOS FETs**
**Ordering Information**

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	V <sub>GS(th)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package	
				TO-243AA*	DICE†
20V	1.0Ω	1.6V	4.0A	—	TN2502ND
40V	1.0Ω	1.6V	4.0A	TN2504N8	TN2504ND

\* Same as SOT-89.

† MIL visual screening available.

**Features**

- Low threshold — 1.6V max.
- High input impedance
- Low input capacitance — 125 pF max.
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

**Applications**

- Logic level interface – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switches
- General purpose line driver
- Telecom switches

**Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.

**Low Threshold DMOS Technology**

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

**Package Options**

(Note 1)


 TO-243AA  
(SOT-89)

Note 1: See Package Outline section for discrete pinouts.

## Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{JC}$ $^\circ\text{C/W}$	$\theta_{JA}$ $^\circ\text{C/W}$	$I_{DR}^*$	$I_{DRM}$
TO-243AA	0.6A	4.0A	0.55W†	227†	—	0.6A	4.0A

\*  $I_D$  (continuous) is limited by max rated  $T_J$ .

† Mounted on FR5 board, 25mm x 19mm x 1.57mm. Significant  $P_D$  increase possible on ceramic substrate.

## Electrical Characteristics (@ $25^\circ\text{C}$ unless otherwise specified)


(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	TN2504	40		V	$V_{GS} = 0, I_D = 2\text{mA}$
		TN2502	20			
$V_{GS(th)}$	Gate Threshold Voltage	0.6		1.6	V	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.8	-4.5	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = 2.5\text{mA}$
$I_{GSS}$	Gate Body Leakage			100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
$I_{DSS}$	Zero Gate Voltage Drain Current			10	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				1	mA	
$I_{D(ON)}$	ON-State Drain Current	1.0	2.1		A	$V_{GS} = 5\text{V}, V_{DS} = 15\text{V}$
		4.0	7.0			$V_{GS} = 10\text{V}, V_{DS} = 15\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		0.8	1.5	$\Omega$	$V_{GS} = 5\text{V}, I_D = 750\text{mA}$
			0.7	1.0		$V_{GS} = 10\text{V}, I_D = 1.5\text{A}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.75	%/ $^\circ\text{C}$	$V_{GS} = 10\text{V}, I_D = 2.0\text{A}$
$G_{FS}$	Forward Transconductance	0.5	1.0		$\text{S}$	$V_{DS} = 15\text{V}, I_D = 2.0\text{A}$
$C_{ISS}$	Input Capacitance			125	pF	$V_{GS} = 0, V_{DS} = 15\text{V}$ $f = 1 \text{ MHz}$
$C_{OSS}$	Common Source Output Capacitance			70		
$C_{RSS}$	Reverse Transfer Capacitance			25		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	$V_{DD} = 15\text{V},$ $I_D = 500\text{mA},$ $R_S = 50\Omega$
$t_r$	Rise Time			10		
$t_{d(OFF)}$	Turn-OFF Delay Time			25		
$t_f$	Fall Time			13		
$V_{SD}$	Diode Forward Voltage Drop		1.2	1.8		
$t_{rr}$	Reverse Recovery Time		300		ns	$V_{GS} = 0, I_{SD} = 1\text{A}$

### Notes:

- All D.C. parameters 100% tested at  $25^\circ\text{C}$  unless otherwise stated. (Pulse test: 300ms pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit





## N-Channel Enhancement-Mode Vertical DMOS FETs

### Ordering Information

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	V <sub>GS(th)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package	
				TO-243AA*	DICE†
60V	1.5Ω	1.6V	3.0A	—	TN2506ND
100V	1.5Ω	1.6V	3.0A	TN2510N8	TN2510ND

\* Same as SOT-89.

† MIL visual screening available.

### Features

- Low threshold — 1.6V max.
- High input impedance
- Low input capacitance — 125 pF max.
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

### Applications

- Logic level interface – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switches
- General purpose line driver
- Telecom switches

### Absolute Maximum Ratings

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.

### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options

(Note 1)



TO-243AA  
(SOT-89)

Note 1: See Package Outline section for discrete pinouts.

## Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{JC}$ $^\circ\text{C/W}$	$\theta_{JA}$ $^\circ\text{C/W}$	$I_{DR}^*$	$I_{DRM}$
TO-243AA	0.42A	3.0A	0.55W†	227†	—	0.42A	3.0A

\*  $I_D$  (continuous) is limited by max rated  $T_J$ .

† Mounted on FR5 board, 25mm x 19mm x 1.57mm. Significant  $P_D$  increase possible on ceramic substrate.

## Electrical Characteristics (@ $25^\circ\text{C}$ unless otherwise specified)


(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	TN2510	100		V	$V_{GS} = 0, I_D = 2\text{mA}$
		TN2506	60			
$V_{GS(th)}$	Gate Threshold Voltage	0.6		1.6	V	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.5	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = 1.0\text{mA}$
$I_{GSS}$	Gate Body Leakage			100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
$I_{DSS}$	Zero Gate Voltage Drain Current			10	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				1	mA	$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current	1.2	2.0		A	$V_{GS} = 5\text{V}, V_{DS} = 25\text{V}$
		3.0	6.0			$V_{GS} = 10\text{V}, V_{DS} = 25\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		1.5	2.0	$\Omega$	$V_{GS} = 5\text{V}, I_D = 750\text{mA}$
			1.0	1.5		$V_{GS} = 10\text{V}, I_D = 750\text{mA}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.75	%/ $^\circ\text{C}$	$V_{GS} = 10\text{V}, I_D = 0.5\text{A}$
$G_{FS}$	Forward Transconductance	0.4	0.6		$\text{S}$	$V_{DS} = 25\text{V}, I_D = 1.0\text{A}$
$C_{ISS}$	Input Capacitance			125	pF	$V_{GS} = 0, V_{DS} = 25\text{V}$ $f = 1 \text{ MHz}$
$C_{OSS}$	Common Source Output Capacitance			70		
$C_{RSS}$	Reverse Transfer Capacitance			25		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	$V_{DD} = 25\text{V},$ $I_D = 1.5\text{A},$ $R_S = 50\Omega$
$t_r$	Rise Time			10		
$t_{d(OFF)}$	Turn-OFF Delay Time			20		
$t_f$	Fall Time			10		
$V_{SD}$	Diode Forward Voltage Drop			1.8	V	$V_{GS} = 0, I_{SD} = 1.5\text{A}$
$t_{rr}$	Reverse Recovery Time		300		ns	$V_{GS} = 0, I_{SD} = 1.5\text{A}$

### Notes:

- All D.C. parameters 100% tested at  $25^\circ\text{C}$  unless otherwise stated. (Pulse test: 300ms pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit





## N-Channel Enhancement-Mode Vertical DMOS FETs

### Ordering Information

$BV_{DSS} / BV_{DGS}$	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
				TO-243AA*	DICE
200V	6Ω	2.0V	1.0A	—	TN2520ND
240V	6Ω	2.0V	1.0A	TN2524N8	TN2524ND

\* Same as SOT-89.

### Features

- Low threshold — 2.0V max.
- High input impedance
- Low input capacitance — 125 pF max.
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

### Applications

- Logic level interface – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switches
- General purpose line driver
- Telecom switches

### Absolute Maximum Ratings

Drain-to-Source Voltage	$BV_{DSS}$
Drain-to-Gate Voltage	$BV_{DGS}$
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.

### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options

(Note 1)



TO-243AA  
(SOT-89)

Note 1: See package outline section for discrete pinouts.

# Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{JC}$ $^\circ\text{C/W}$	$\theta_{JA}$ $^\circ\text{C/W}$	$I_{DR}^*$	$I_{DRM}$
TO-243AA	0.2A	1.8A	0.55W†	227†	—	0.2A	1.8A

\*  $I_D$  (continuous) is limited by max rated  $T_J$   
 † Mounted on FR5 board, 25mm x 19mm x 1.57mm. Significant  $P_D$  increase possible on ceramic substrate.


# Electrical Characteristics (@ 25°C unless otherwise specified)

(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	TN2524	240		V	$V_{GS} = 0, I_D = 2\text{mA}$
		TN2520	200			
$V_{GS(th)}$	Gate Threshold Voltage	0.6		2.0	V	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-5.0	mV/°C	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
$I_{GSS}$	Gate Body Leakage			100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
$I_{DSS}$	Zero Gate Voltage Drain Current			10	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				1	mA	
$I_{D(ON)}$	ON-State Drain Current	0.5			A	$V_{GS} = 4.5\text{V}, V_{DS} = 25\text{V}$
		1.0				$V_{GS} = 10\text{V}, V_{DS} = 25\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		4	6	$\Omega$	$V_{GS} = 4.5\text{V}, I_D = 250\text{mA}$
			4	6		$V_{GS} = 10\text{V}, I_D = 0.5\text{A}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.4	%/°C	$V_{GS} = 10\text{V}, I_D = 0.5\text{A}$
$G_{FS}$	Forward Transconductance	300			$\text{m}\bar{\Omega}$	$V_{DS} = 25\text{V}, I_D = 0.5\text{A}$
$C_{ISS}$	Input Capacitance			125	pF	$V_{GS} = 0, V_{DS} = 25\text{V}$ $f = 1 \text{ MHz}$
$C_{OSS}$	Common Source Output Capacitance			70		
$C_{RSS}$	Reverse Transfer Capacitance			25		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	$V_{DD} = 25\text{V},$ $I_D = 1.0\text{A},$ $R_S = 50\Omega$
$t_r$	Rise Time			10		
$t_{d(OFF)}$	Turn-OFF Delay Time			20		
$t_f$	Fall Time			20		
$V_{SD}$	Diode Forward Voltage Drop			1.8	V	$V_{GS} = 0, I_{SD} = 1.0\text{A}$
$t_{rr}$	Reverse Recovery Time		300		ns	$V_{GS} = 0, I_{SD} = 1.0\text{A}$

- Notes:**  
 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300ms pulse, 2% duty cycle.)  
 2. All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit







## N-Channel Enhancement-Mode Vertical DMOS FETs

### Ordering Information

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	V <sub>GS(th)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package	
				TO-243AA*	DICE†
350V	12Ω	1.8V	1.0A	—	TN2535ND
400V	12Ω	1.8V	1.0A	TN2540N8	TN2540ND

\* Same as SOT-89.

† MIL visual screening available.

### Features

- Low threshold — 1.8V max.
- High input impedance
- Low input capacitance — 125 pF max.
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

### Applications

- Logic level interface – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switches
- General purpose line driver
- Telecom switches

### Absolute Maximum Ratings

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\* Distance of 1.6 mm from case for 10 seconds.

### Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options

(Note 1)



TO-243AA  
(SOT-89)

Note 1: See Package Outline section for discrete pinouts.

## Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{JC}$ $^\circ\text{C}/\text{W}$	$\theta_{JA}$ $^\circ\text{C}/\text{W}$	$I_{DR}^\dagger$	$I_{DRM}$
TO-243AA	165mA	1.0A	0.55W <sup>†</sup>	227 <sup>†</sup>	—	165mA	1.0A

\*  $I_D$  (continuous) is limited by max rated  $T_J$ .

† Mounted on FR5 board, 25mm x 19mm x 1.57mm. Significant  $P_D$  increase possible on ceramic substrate.

## Electrical Characteristics (@ $25^\circ\text{C}$ unless otherwise specified)


(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	TN2540	400		V	$V_{GS} = 0, I_D = 100\mu\text{A}$
		TN2535	350			
$V_{GS(th)}$	Gate Threshold Voltage	0.6		1.8	V	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-2.5	-4.0	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$
$I_{GSS}$	Gate Body Leakage			100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
$I_{DSS}$	Zero Gate Voltage Drain Current			10	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				1	mA	$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current	0.3	1.5		A	$V_{GS} = 4.5\text{V}, V_{DS} = 25\text{V}$
		1.0	1.8			$V_{GS} = 10\text{V}, V_{DS} = 25\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		8	12	$\Omega$	$V_{GS} = 4.5\text{V}, I_D = 150\text{mA}$
			8	12		$V_{GS} = 10\text{V}, I_D = 0.5\text{A}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.75	%/ $^\circ\text{C}$	$V_{GS} = 10\text{V}, I_D = 500\text{mA}$
$G_{FS}$	Forward Transconductance	125			m $\bar{U}$	$V_{DS} = 25\text{V}, I_D = 100\text{mA}$
$C_{ISS}$	Input Capacitance			125	pF	$V_{GS} = 0, V_{DS} = 25\text{V}$ $f = 1\text{MHz}$
$C_{OSS}$	Common Source Output Capacitance			70		
$C_{RSS}$	Reverse Transfer Capacitance			25		
$t_{d(ON)}$	Turn-ON Delay Time			20	ns	$V_{DD} = 25\text{V},$ $I_D = 500\text{mA},$ $R_S = 50\Omega$
$t_r$	Rise Time			15		
$t_{d(OFF)}$	Turn-OFF Delay Time			25		
$t_f$	Fall Time			20		
$V_{SD}$	Diode Forward Voltage Drop			1.8	V	$V_{GS} = 0, I_{SD} = 200\text{mA}$
$t_{rr}$	Reverse Recovery Time		300		ns	$V_{GS} = 0, I_{SD} = 1\text{A}$

### Notes:


- All D.C. parameters 100% tested at  $25^\circ\text{C}$  unless otherwise stated. (Pulse test: 300ms pulse, 2% duty cycle.)
- All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current




Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area




Thermal Response Characteristics




7


BV<sub>DSS</sub> Variation with Temperature




On-Resistance vs. Drain Current




Transfer Characteristics



V<sub>(th)</sub> and R<sub>DS</sub> Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics

