

monolithic dual n-channel JFETs designed for . . .



- Low Noise FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-Drain or Gate-Source Voltage	50 V
Forward Gate Current	10 mA
Device Dissipation (each side)	
@ $T_A = 85^\circ\text{C}$ derate 2.6 mW/°C	300 mW
Total Device Dissipation	
@ $T_A = 85^\circ\text{C}$ (derate 5 mW/°C)	500 mW
Storage Temperature Range	-65 to 200°C

ELECTRICAL CHARACTERISTICS (@ 25°C unless otherwise noted)




Performance Curves NNR See Section 4

BENEFITS

- Minimum System Error and Calibration
5 mV Offset Maximum (U401)
95 dB Minimum CMRR (U401-04)
- Low Drift with Temperature
10 $\mu\text{V}/^\circ\text{C}$ Maximum (U401, 02)
- Operates from Low Power Supply Voltages
 $V_{GS(\text{off})} < 2.5\text{ V}$
- Simplifies Amplifier Design
Output Conductance $< 2\ \mu\text{mho}$
- Low Noise
 $e_n = 6\text{ nV}/\sqrt{\text{Hz}}$ at 10 Hz Typical

TO-71

See Section 6



Characteristic		U401		U402		U403		U404		U405		U406		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
1	BV_{GSS} Gate-Source Breakdown Voltage	-50		-50		-50		-50		-50		-50		V	$V_{DS} = 0, I_G = -1\ \mu\text{A}$
2	I_{GSS} Gate Reverse Current (Note 1)		-25		-25		-25		-25		-25		-25	pA	$V_{DS} = 0, V_{GS} = -30\text{ V}$
3	$V_{GS(\text{off})}$ Gate-Source Cutoff Voltage	-5	-2.5	-5	-2.5	-5	-2.5	-5	-2.5	-5	-2.5	-5	-2.5	V	$V_{DS} = 15\text{ V}, I_D = 1\text{ nA}$
4	$V_{GS(\text{on})}$ Gate-Source Voltage (on)		-2.3		-2.3		-2.3		-2.3		-2.3		-2.3		$V_{DG} = 15\text{ V}, I_D = 200\ \mu\text{A}$
5	I_{DSS} Saturation Drain Current (Note 2)	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	0.5	10.0	mA	$V_{DS} = 10\text{ V}, V_{GS} = 0$
6	I_G Gate Current (Note 1)		-15		-15		-15		-15		-15		-15	pA	$V_{DG} = 15\text{ V},$
7			-10		-10		-10		-10		-10		-10	nA	$I_D = 200\ \mu\text{A}, T_A = 125^\circ\text{C}$
8	$BV_{G1 - G2}$ Gate-Gate Breakdown Voltage	± 50		± 50		± 50		± 50		± 50		± 50		V	$V_{DS} = 0, V_{GS} = 0, I_G = \pm 1\ \mu\text{A}$
9	g_{fs} Common-Source Forward Transconductance (Note 2)	2000	7000	2000	7000	2000	7000	2000	7000	2000	7000	2000	7000	μmho	$V_{DS} = 10\text{ V}, V_{GS} = 0$ $f = 1\text{ kHz}$
10	g_{os} Common-Source Output Conductance		20		20		20		20		20		20		$V_{DG} = 15\text{ V}, I_D = 200\ \mu\text{A}$ $f = 1\text{ kHz}$
11	g_{fs} Common-Source Forward Transconductance	1000	2000	1000	2000	1000	2000	1000	2000	1000	2000	1000	2000		$V_{DG} = 15\text{ V}, I_D = 200\ \mu\text{A}$ $f = 1\text{ MHz}$
12	g_{os} Common-Source Output Conductance		2.0		2.0		2.0		2.0		2.0		2.0	pF	$f = 1\text{ MHz}$
13	C_{iss} Common-Source Input Capacitance		8.0		8.0		8.0		8.0		8.0		8.0		
14	C_{rss} Common-Source Reverse Transfer Capacitance		3.0		3.0		3.0		3.0		3.0		3.0		
15	e_n Equivalent Short-Circuit Input Noise Voltage		20		20		20		20		20		20	nV h _r	$V_{DS} = 15\text{ V}, V_{GS} = 0$ $f = 10\text{ Hz}$
16	CMRR Common-Mode Rejection Ratio (Note 3)	95		95		95		95		90				dB	$V_{DG} = 10\text{ to }20\text{ V}, I_D = 200\ \mu\text{A}$
17	$ V_{GS1} - V_{GS2} $ Differential Gate-Source Voltage		5		10		10		15		20		40	mV	$V_{DG} = 10\text{ V}, I_D = 200\ \mu\text{A}$
18	$\Delta V_{GS1} - V_{GS2} /\Delta T$ Gate-Source Voltage Differential Drift (Note 4)		10		10		25		25		40		80	$\mu\text{V}/^\circ\text{C}$	$V_{DG} = 10\text{ V}, I_D = 200\ \mu\text{A}$ $T_A = -55^\circ\text{C}, T_B = +25^\circ\text{C}, T_C = +125^\circ\text{C}$

NOTES:

1. Approximately doubles for every 10°C increase in T_A . 2. Pulse test duration = 300 μs ; duty cycle $\leq 3\%$. 3. $\text{CMRR} = 20 \log_{10} \left[\frac{\Delta V_{DD}}{\Delta |V_{GS1} - V_{GS2}|} \right]$, $\Delta V_{DD} = 10\text{ V}$.
4. Measured at end points, T_A , T_B and T_C .

NNR

U401 U402 U403 U404 U405 U406

monolithic dual n-channel JFETs designed for . . .



- FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

ABSOLUTE MAXIMUM RATINGS (25°C)



Gate-To-Gate Voltage	±40 V
Gate-Drain or Gate-Source Voltage	-40 V
Gate Current	50 mA
Total Package Dissipation (25°C Free-Air)	375 mW
Power Derating	3.0 mW/°C
Storage Temperature Range	-65 to +150°C
Lead Temperature (1/16" from case for 10 seconds)	300°C

Performance Curves NQP See Section 4


BENEFITS

- Low Cost
- Minimum System Error and Calibration
10 mV Offset Maximum (U410)
70 dB Minimum CMRR (U410)
- Low Drift with Temperature
10 $\mu\text{V}/^\circ\text{C}$ Maximum (U410)
- Simplifies Amplifier Design
Low Output Conductance

TO-71
See Section 6



Bottom View



ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic		U410			U411			U412			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
1	I_{GSS} Gate Reverse Current (Note 1)			-200			-200			-200	pA	$V_{DS} = 0$, $V_{GS} = -30$ V
2	$V_{GS(off)}$ Gate-Source Cutoff Voltage	-0.5		-3.5	-0.5		-3.5	-0.5		-3.5	V	$V_{DS} = 20$ V, $I_D = 1$ nA
3	BV_{GSS} Gate-Source Breakdown Voltage	-40			-40			-40				$V_{DS} = 0$ V, $I_G = -1$ μ A
4	I_{DSS} Saturation Drain Current (Note 2)	0.5		5.0	0.5		5.0	0.5		5.0	mA	$V_{DS} = 20$ V, $V_{GS} = 0$ V
5	I_G Gate Current (Note 1)			-200			-200			-200	pA	$V_{DG} = 20$ V, $I_D = 200$ μ A
6	V_{GS} Gate-Source Voltage	-0.2		-3.0	-0.2		-3.0	-0.2		-3.0	V	
7	g_{fs} Common-Source Forward Transconductance	1,000		4,000	1,000		4,000	1,000		4,000	μmho	$V_{DS} = 20$ V, $V_{GS} = 0$ V
8		600		1,200	600		1,200	600		1,200		$V_{DG} = 20$ V, $I_D = 200$ μ A
9	g_{os} Common-Source Output Conductance			20			20			20		$V_{DS} = 20$ V, $V_{GS} = 0$ V
10				5			5			5		$V_{DG} = 20$ V, $I_D = 200$ μ A
11	C_{iss} Common-Source Input Capacitance		4.5			4.5			4.5		pF	$V_{DS} = 20$ V, $V_{GS} = 0$ V
12	C_{rss} Common-Source Reverse Transfer Capacitance		1.2			1.2			1.2			$f = 1$ MHz
13	$\bar{e}_n$ Equivalent Short-Circuit Input Noise Voltage			50			50			50	$\frac{nV}{\sqrt{Hz}}$	$V_{DS} = 20$ V, $I_D = 200$ μ A
14	$ V_{GS1} - V_{GS2} $ Differential Gate-Source Voltage			10			20			40	mV	$V_{DG} = 20$ V, $I_D = 200$ μ A
15	$\frac{\Delta V_{GS1} - V_{GS2}}{\Delta T}$ Gate-Source Differential Drift (Note 3)			10			25			80	$\mu\text{V}/^\circ\text{C}$	$V_{DG} = 20$ V, $I_D = 200$ μ A $T_A = 25^\circ\text{C}$ to $T_B = 85^\circ\text{C}$
16	CMRR Common-Mode Rejection Ratio (Note 4)		80			80			70		dB	$V_{DD} = 10$ V to $V_{DD} = 20$ V $I_D = 200$ μ A

NOTES:

1. Approximately doubles for every 10°C increase in T_A .
2. Pulse test duration = 300 μsec ; duty cycle $\leq 3\%$.
3. Measured at end points, T_A and T_B .

$$4. \text{CMRR} = 20 \log_{10} \left[\frac{\Delta V_{DD}}{\Delta V_{GS1} - V_{GS2}} \right], \Delta V_{DD} = 10 \text{ V.}$$

NQP

monolithic dual n-channel JFETs designed for . . .

■ Very High Input Impedance Differential Amplifiers

Electrometers

■ Impedance Converters

ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-to-Gate Voltage	±40 V
Gate-Drain or Gate-Source Voltage	-40 V
Gate Current	10 mA
Device Dissipation (Each Side), $T_A = 25^\circ\text{C}$ (Derate 3.2 mW/°C to 150°C)	400 mW
Total Device Dissipation, $T_A = 25^\circ\text{C}$ (Derate 6.0 mW/°C to 150°C)	750 mW
Storage Temperature Range	-65°C to +150°C

ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)






Performance Curves NNT See Section 4

BENEFITS

- High Input Impedance
 $I_G = 0.25 \text{ pA}$ Maximum (U421-3)
- High Gain $g_{fs} = 120 \text{ } \mu\text{mho}$ Minimum @
 $I_D = 30 \text{ } \mu\text{A}$ (U421-6)
- Low Power Supply Operation
 $V_{GS(\text{off})} = 2 \text{ V}$ Maximum (U421-3)
- Minimum System Error and Calibration
10 mV Maximum Offset
90 dB Minimum CMRR (U421, U424)

TO-78
See Section 6



Bottom View

Characteristic				U421-3			U424-6			Unit	Test Conditions				
				Min	Typ	Max	Min	Typ	Max						
1	S T A T I C	BV _{GSS}	Gate-Source Breakdown Voltage		-40	-60		-40	-60		V	I _G = -1 μA, V _{DS} = 0			
2		BV _{G1G2}	Gate-Gate Breakdown Voltage		±40			±40				I _G = -1 μA, I _D = 0, I _S = 0			
3		I _{GSS}	Gate Reverse Current (Note 1)				1.0			3.0	pA	V _{GS} = -20 V, V _{DS} = 0			
							1.0			3.0	nA				
							.25			0.5					
4		I _G	Gate Operating Current (Note 1)				.250			-500	pA	T = +25°C T = +125°C V _{DG} = 10 V, I _D = 30 μA			
5	V _{GS(off)}	Gate-Source Cutoff Voltage		-0.4		-2.0	-0.4		-3.0	V	V _{DS} = 10 V, I _D = 1 nA				
6	V _{GS}	Gate-Source Voltage				-1.8			-2.9		V _{DG} = 10 V, I _D = 30 μA				
7	I _{DSS}	Saturation Drain Current		60		1000	60		1800	μA	V _{DS} = 10 V, V _{GS} = 0				
8	D Y N A M I C	g _{fs}	Common-Source Forward Transconductance		300		1500	300		1500	μS	V _{DS} = 10 V, V _{GS} = 0	f = 1 kHz		
9		g _{os}	Common-Source Output Conductance				10			10					
10		C _{iss}	Common-Source Input Capacitance				3.0			3.0	pF		f = 1 MHz		
11		C _{rss}	Common-Source Reverse Transfer Capacitance				1.5			1.5					
12		g _{fs}	Common-Source Forward Transconductance		120		350	120		350	μS	V _{DG} = 10 V, I _D = 30 μA	f = 1 kHz		
13		g _{os}	Common-Source Output Conductance				3.0			3.0					
14	e _n	Equivalent Short Circuit Input Noise Voltage			20	70		20	70	nV/√Hz	f = 10 Hz f = 1 kHz				
15	NF	Noise Figure				1.0			1.0	dB	f = 10 Hz R _G = 10M Ω				
Characteristic				U421, 4			U422, 5			U423, 6			Unit	Test Conditions	
				Min	Typ	Max	Min	Typ	Max	Min	Typ	Max			
16	M A T C H	V _{GS1} - V _{GS2}	Differential Gate-Source Voltage				10			15		25	mV	V _{DG} = 10 V, I _D = 30 μA	
17		$\frac{ V_{GS1} - V_{GS2} }{\Delta T}$	Differential Gate-Source Voltage Change With Temperature (Note 2)				10			25		40	μV/°C	V _{DG} = 10 V, I _D = 30 μA, T _A = -55°C, T _B = 25°C, T _C = 125°C	
18		CMRR	Common Mode Rejection Ratio (Note 3)		90	95		80	90		80	90		dB	I _D = 30 μA, V _{DG} = 10 to 20 V

NOTES:

1. Approximately doubles for every 10°C increase in T_A .
2. Measured at end points T_A , T_B and T_C .

$$3. \text{ CMRR} = 20 \log_{10} \left[\frac{\Delta V_{DD}}{\Delta |V_{GS1} - V_{GS2}|} \right]$$

$$\Delta V_{DD} = 10 \text{ V.}$$

NNT

4. Case lead not connected.

monolithic dual n-channel JFETs designed for . . .



Performance Curves NNT
See Section 4

BENEFITS

- High Input Impedance
 $I_G = 5 \text{ pA (U427)}$
- High Gain $g_{fs} = 120 \text{ } \mu\text{mho Minimum @}$
 $I_D = 30 \text{ } \mu\text{A}$
- Low Power Supply Operation
 $V_{GS(off)} = 2 \text{ V Maximum (U427)}$
- Minimum System Error and Calibration
 $25 \text{ mV Maximum Offset}$

■ Very High Input Impedance Differential Amplifiers



Electrometers

■ Impedance Converters


ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-to-Gate Voltage	$\pm 40 \text{ V}$
Gate-Drain or Gate-Source Voltage	-40 V
Gate Current	10 mA
Device Dissipation (Each Side), $T_A = 25^\circ\text{C}$ (Derate $3.2 \text{ mW}/^\circ\text{C}$ to 150°C)	400 mW
Total Device Dissipation, $T_A = 25^\circ\text{C}$ (Derate $6.0 \text{ mW}/^\circ\text{C}$ to 150°C)	750 mW
Storage Temperature Range	$-65 \text{ to } +150^\circ\text{C}$

TO-78
See Section 6



Bottom View



ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic		U427			U428			Unit	Test Conditions	
		Min	Typ	Max	Min	Typ	Max			
1	BV _{GS} Gate-Source Breakdown Voltage	-40	-60		-40	-60		V	$I_G = -1 \text{ } \mu\text{A}, V_{DS} = 0$	
2	BV _{G1G2} Gate-Gate Breakdown Voltage	± 40			± 40				$I_G = -1 \text{ } \mu\text{A}, I_D = 0, I_S = 0$	
3	I_{GS} Gate Reverse Current (Note 1)			5			10	pA	$V_{GS} = -20 \text{ V}, V_{DS} = 0$	$T = +25^\circ\text{C}$
				5			10	nA		$T = +125^\circ\text{C}$
4	I_G Gate Operating Current (Note 1)			3			5	pA	$V_{DG} = 10 \text{ V}, I_D = 30 \text{ } \mu\text{A}$	$T = +25^\circ\text{C}$
				3			5	nA		$T = +125^\circ\text{C}$
5	$V_{GS(off)}$ Gate-Source Cutoff Voltage	-0.4		-2.0	-0.4		-3.0	V	$V_{DS} = 10 \text{ V}, I_D = 1 \text{ nA}$	
6	V_{GS} Gate-Source Voltage			-1.8			-2.9		$V_{DG} = 10 \text{ V}, I_D = 30 \text{ } \mu\text{A}$	
7	I_{DSS} Saturation Drain Current	60		1000	60		1800	μA	$V_{DS} = 10 \text{ V}, V_{GS} = 0$	
8	g_{fs} Common-Source Forward Transconductance	300		800	300		1500	μS	$V_{DS} = 10 \text{ V}, V_{GS} = 0$	$f = 1 \text{ kHz}$
9	g_{os} Common-Source Output Conductance			3.0			5.0			$f = 1 \text{ MHz}$
10	C_{iss} Common-Source Input Capacitance			3.0			3.0	pF	$V_{DG} = 10 \text{ V}, I_D = 30 \text{ } \mu\text{A}$	$f = 1 \text{ kHz}$
11	C_{rss} Common-Source Reverse Transfer Capacitance			1.5			1.5			$f = 1 \text{ MHz}$
12	g_{fs} Common-Source Forward Transconductance	120		350	120		350	μS		$f = 1 \text{ kHz}$
13	g_{os} Common-Source Output Conductance			0.5			1.0			$f = 1 \text{ kHz}$
14	e_n Equivalent Short Circuit Input Noise Voltage		20	50		20	70	$\text{nV}/\sqrt{\text{Hz}}$	$f = 10 \text{ Hz}$	
			10			10			$f = 1 \text{ kHz}$	
15	NF Noise Figure			1.0			1.0	dB	$f = 10 \text{ Hz}, R_G = 10 \text{ M}\Omega$	
16	$ V_{GS1} - V_{GS2} $ Differential Gate-Source Voltage			25			40	mV	$V_{DG} = 10 \text{ V}, I_D = 30 \text{ } \mu\text{A}$	
17	$\frac{ V_{GS1} - V_{GS2} }{\Delta T}$ Differential Gate-Source Voltage Change With Temperature (Note 2)			40			80	$\mu\text{V}/^\circ\text{C}$	$V_{DG} = 10 \text{ V}, I_D = 30 \text{ } \mu\text{A}, T_A = -55^\circ\text{C}, T_B = 25^\circ\text{C}, T_C = 125^\circ\text{C}$	
18	CMRR Common Mode Rejection Ratio (Note 3)		90			90		dB	$I_D = 30 \text{ } \mu\text{A}, V_{DG} = 10 \text{ to } 20 \text{ V}$	

NOTES.

1. Approximately doubles for every 10°C increase in T_A .
2. Measured at end points T_A, T_B and T_C .


$$3. \text{ CMRR} = 20 \log_{10} \left[\frac{\Delta V_{DD}}{\Delta |V_{GS1} - V_{GS2}|} \right] \quad \Delta V_{DD} = 10 \text{ V.}$$

4. Case lead not connected.


NNT

PERFORMANCE CURVES (Cont'd) (25°C unless otherwise noted)


Output Characteristic
($V_{GS(off)} = -0.6V$)




Output Characteristic
($V_{GS(off)} = -1.2V$)




Output Characteristic
($V_{GS(off)} = -1.7V$)




Output Characteristic
($V_{GS(off)} = -0.6V$)




Output Characteristic
($V_{GS(off)} = -1.2V$)




Output Characteristic
($V_{GS(off)} = -1.7V$)




Transconductance vs Gate Source Voltage
Medium $V_{GS(off)}$ Unit (-2.0V)




Output Conductance
vs Drain Gate Voltage



CMRR vs Drain Current





monolithic dual n-channel JFETs designed for . . .

- Low Leakage FET Input Op Amps
- pH Meters
- Electrometers



BENEFITS:

- Ultra-High Input Impedance
- Good Voltage Gain
- Low Noise

TYPE
Dual
Dual


PACKAGE
TO-78
Chip

PRINCIPAL DEVICES
U421-28
U423CHP-428CHP


Improved Replacement for
2N5902-9 Series

PERFORMANCE CURVES (25°C unless otherwise noted)


Drain Current & Transconductance vs Gate Source Cutoff Voltage




On Resistance & Output Conductance vs Gate-Source Cutoff Voltage




Transconductance vs Gate Source Voltage Low $V_{GS(off)}$ Unit (1.0 V)




Output Characteristic ($V_{GS(off)} = -0.5V$)




Output Characteristic ($V_{GS(off)} = -1.5V$)




Output Characteristic ($V_{GS(off)} = -2.0V$)




Output Characteristic ($V_{GS(off)} = -0.5V$)



Output Characteristic ($V_{GS(off)} = -1.5V$)




Output Characteristic ($V_{GS(off)} = -2.0V$)




PERFORMANCE CURVES (Cont'd) (25°C unless otherwise noted)


Transconductance vs Gate Source Voltage
High $V_{GS(off)}$ Unit (2.5 V)




Common-Source Output Conductance
vs Drain Current




Capacitance vs Drain Gate Voltage



Gate Operating Current
vs Drain-Gate Voltage



Equivalent Input Noise
Voltage vs Frequency



CMRR vs Drain Current

