

# Performance Curves NC NP NT PE PF PJ


See Pages 4-23, 37, 45, 57, 58, 59



## N-CHANNEL AND P-CHANNEL JUNCTION VOLTAGE-CONTROLLED RESISTOR FETS


### VOLTAGE-VARIABLE RESISTORS FOR SMALL-SIGNAL ATTENUATORS, FILTERS, AND AMPLIFIER GAIN CONTROL

- Two Types, Positive and Negative Voltage Control
- High Impedance Control Terminal







ALL DIMENSIONS IN INCHES.  
(ALL DIMENSIONS IN MILLIMETERS).

TO-18



ALL DIMENSIONS IN INCHES  
(ALL DIMENSIONS IN MILLIMETERS)

TO-72



## ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

### N-Channel VCR FETs

| Characteristic |         | VCR2N                                    |     | VCR4N |      | VCR7N |      | Unit     | Test Conditions                                    |
|----------------|---------|------------------------------------------|-----|-------|------|-------|------|----------|----------------------------------------------------|
|                |         | Min                                      | Max | Min   | Max  | Min   | Max  |          |                                                    |
| 1              | STATIC  | $I_{GSS}$ Gate Reverse Current           |     | -5    | -0.2 | -     | -0.1 | nA       | $V_{GS} = -15\text{ V}, V_{DS} = 0$                |
| 2              | STATIC  | $BV_{GSS}$ Gate-Source Breakdown Voltage |     | -15   | -15  | -15   | -    | V        | $I_G = -1\text{ }\mu\text{A}, V_{DS} = 0$          |
| 3              |         | $V_{GS(off)}$ Gate-Source Cutoff Voltage |     | -3.5  | -7   | -2.5  | -5.0 | V        | $I_D = 1\text{ }\mu\text{A}, V_{DS} = 10\text{ V}$ |
| 4              |         | $r_{ds(on)}$ Drain Source ON Resistance  |     | 20    | 60   | 200   | 600  | $\Omega$ | $V_{GS} = 0, I_D = 0$                              |
| 5              | DYNAMIC | $C_{dgo}$ Drain-Gate Capacitance         |     | 7.5   |      | 3     | 1.5  | pF       | $V_{GD} = -10\text{ V}, I_S = 0$                   |
| 6              |         | $C_{sgo}$ Source-Gate Capacitance        |     | 7.5   |      | 3     | 1.5  | pF       | $V_{GS} = -10\text{ V}, I_D = 0$                   |

NC NP NT

### P-Channel VCR FETs

| Characteristic |         | VCR3P                                    |     | VCR5P |     | VCR6P |     | Unit     | Test Conditions                                      |
|----------------|---------|------------------------------------------|-----|-------|-----|-------|-----|----------|------------------------------------------------------|
|                |         | Min                                      | Max | Min   | Max | Min   | Max |          |                                                      |
| 1              | STATIC  | $I_{GSS}$ Gate Reverse Current           |     | 20    | 10  | 50    |     | nA       | $V_{GS} = 15\text{ V}, V_{DS} = 0$                   |
| 2              | STATIC  | $BV_{GSS}$ Gate-Source Breakdown Voltage |     | 15    | 15  | 15    |     | V        | $I_G = 1\text{ }\mu\text{A}, V_{DS} = 0$             |
| 3              |         | $V_{GS(off)}$ Gate-Source Cutoff Voltage |     | 3.5   | 7   | 2     | 4   | V        | $I_D = -1\text{ }\mu\text{A}, V_{DS} = -10\text{ V}$ |
| 4              |         | $r_{ds(on)}$ Drain-Source ON Resistance  |     | 70    | 200 | 300   | 900 | $\Omega$ | $V_{GS} = 0, I_D = 0$                                |
| 5              | DYNAMIC | $C_{dgo}$ Drain-Gate Capacitance         |     | 6     |     | 3     | 25  | pF       | $V_{GD} = 10\text{ V}, I_S = 0$                      |
| 6              |         | $C_{sgo}$ Source-Gate Capacitance        |     | 6     |     | 3     | 25  | pF       | $V_{GS} = 10\text{ V}, I_D = 0$                      |

PE PF PJ




Fig. 1

P-Channel FET Output Characteristic Enlarged Around  $V_{DS} = 0$




Fig. 2

V-I Characteristic of Four Fixed Resistors

The VCR FET has an a-c drain-source resistance, evaluated around  $V_{DS} = 0$ , that is controlled by d-c bias voltage  $V_{GS}$  applied to the high-impedance gate terminal. Minimum  $r_{ds}$  occurs when  $V_{GS} = 0$  and, as  $V_{GS}$  approaches the pinch-off voltage,  $r_{ds}$  rapidly increases. Comparing Fig. 1 and 2, for  $V_{DS} < \pm 0.1$  volt and  $V_{GS} = \text{constant}$ , the VCR FET has a bilateral characteristic with no offset voltage, just like a fixed resistor. However, when  $V_{DS} > \pm 0.1$  volts, the VCR FET characteristic has noticeable curvature.

This series of junction FETs is intended for applications where the drain-source voltage is a low-level a-c signal with no d-c component. Thus the FET operating point will swing symmetrically around  $V_{DS} = 0$ . In the first quadrant, signal distortion depends on what extent the FET output characteristic deviates from a straight line or linear relation. Besides the linearity problem in the third quadrant, when  $V_{GS}$  is near zero and  $v_{ds} > 0.5$  volt rms, the gate-channel junction will become forward biased and cause additional curvature in the characteristic. Also, whenever the gate becomes forward biased due to any combination of  $V_{GS}$  and  $v_{ds}$ , it ceases to be a high-impedance control terminal for the VCR.

Fig. 3 presents a normalized plot of  $r_{DS}$  versus normalized  $V_{GS}$  where  $V_p'$  is defined as that value of  $V_{GS}$  at  $I_D/I_{DSS} = 0.001$ . The dynamic range of  $r_{DS}$  is shown as greater than 100:1. For best control of  $r_{DS}$  the normalized  $V_{GS}$  should lie between 0 and 0.8  $V_p$  because as  $V_{GS}$  approaches  $V_p$ ,  $r_{DS}$  increases very rapidly so that  $r_{ds}$  control becomes very critical and unit-to-unit matching is almost impossible. In Fig. 4,  $r_{ds(on)}$  (drain-source resistance at  $V_{DS} = V_{GS} = 0$ ) varies as an inverse function of  $V_p$ . In Fig. 5  $r_{ds}$  has a typical  $0.7\%/^{\circ}\text{C}$  temperature coefficient for P-channels which




Fig. 3




Fig. 4




Fig. 5

decreases as  $V_{GS}$  approaches the zero t.c. point. N-channel devices have a typical  $0.3\%/^{\circ}\text{C}$  t.c. Specific bias voltage to set operation at the zero t.c. point varies, as does  $V_p$ , from device to device.\*

\* L. Evans; "Biasing FETs for Zero DC Drift"; Electro Technology, August 1964.



## Performance Curves NP


See Page 4-37



## N-CHANNEL JUNCTION VOLTAGE-CONTROLLED RESISTOR FET

VOLTAGE-VARIABLE RESISTORS FOR  
SMALL-SIGNAL ATTENUATORS, FILTERS,  
AND AMPLIFIER GAIN CONTROL

- High Impedance Control Terminal



## ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

| Characteristics |        |                      |                               | Min | Max | Unit | Test Conditions                              |           |
|-----------------|--------|----------------------|-------------------------------|-----|-----|------|----------------------------------------------|-----------|
| 1               | S<br>T | I <sub>GSS</sub>     | Gate Reverse Current          |     | -1  | nA   | V <sub>GS</sub> = -25 V, V <sub>DS</sub> = 0 |           |
| 2               |        | BV <sub>GSS</sub>    | Gate-Source Breakdown Voltage | -30 |     | V    | V <sub>DS</sub> = 0, I <sub>G</sub> = -1 μA  |           |
| 3               |        | V <sub>GS(off)</sub> | Gate-Source Cutoff Voltage    | -15 | -25 |      | V <sub>DS</sub> = 5 V, I <sub>D</sub> = 1 μA |           |
| 4               | D<br>Y | r <sub>DS(on)</sub>  | Drain-Source ON Resistance    | 80  | 160 | Ω    | V <sub>GS</sub> = 0, V <sub>DS</sub> = 0     | f = 1 kHz |
| 5               |        | C <sub>dgo</sub>     | Drain-Gate ON Capacitance     |     | 3   | pF   | V <sub>DG</sub> = 20 V                       | f = 1 MHz |
| 6               |        | C <sub>sgo</sub>     | Source-Gate ON Capacitance    |     | 3   |      |                                              |           |

NP