



n-channel enhancement-mode VMOS Power FET designed for . . .

- Motor Controllers
- Switching Power Supplies
- Linear Amplifiers
- Switching Amplifiers

Performance Curves VNMG
See Section 3

BENEFITS

- Directly Interfaces to CMOS, TTL, DTL and MOS Logic Families
Low Drive Current ($I_{GSS} < 100 \text{ nA}$)
- Permits Very Efficient High Density Switching Designs
Typical t_{on} and $t_{off} < 50 \text{ nsec}$

ABSOLUTE MAXIMUM RATINGS



Maximum Drain-Source Voltage	60 V
Maximum Drain-Gate Voltage	60 V
Maximum Continuous Drain Current	12.5 A
Maximum Pulse Drain Current (Note 1)	15 A
Maximum Gate-Source Voltage	$\pm 30 \text{ V}$
Maximum Dissipation at 25°C Case Temperature	80 W
Linear Derating Factor640 mW/°C
Temperature (Operating and Storage)	-55 to +150°C
Lead Temperature (1/16" from case for 10 seconds)	300°C

NOTE:

1. Pulse test - 300 μsec pulse, 1% duty cycle.

A-, J-Package

TO-3




ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

		Characteristic	Min	Typ	Max	Unit	Test Conditions
1	S T A T I C	BV _{DSS} Drain-Source Breakdown	60			V	V _{GS} = 0V, I _D = 500 μA
2		V _{GS(th)} Gate Threshold Voltage	1.0	2.7	4.0		V _{DS} = V _{GS} , I _D = 10 mA
3		I _{GSS} Gate-Body Leakage		0.3	100	nA	V _{GS} = 12 V, V _{DS} = 0
4		I _{DSS} Zero Gate Voltage Drain Current			500	μA	V _{DS} = Max. Rating, V _{GS} = 0
5		I _{D(on)} ON-State Drain Current	12.5			A	V _{DS} = 25 V, V _{GS} = 12 V (Note 1)
6		R _{DS(on)} Drain-Source ON Resistance		0.3	0.4	Ω	V _{GS} = 12 V, I _D = 10 A
7	D Y N A M I C	g _{fs} Forward Transconductance	1.5	2.2		∅	V _{DS} = 20 V, I _D = 5 A (Note 1)
8		C _{iss} Input Capacitance		700		pF	V _{GS} = 0, V _{DS} = 25 V, f = 1.0 MHz
9		C _{rss} Reverse Transfer Capacitance		25			
10		C _{oss} Output Capacitance		325			
11		t _{on} Turn-ON Time		45		ns	V _{DS} = 10 V, I _D = 10 A (Note 2) R _L = 1 Ω, R _S = 50 Ω
12		t _{off} Turn-OFF Time		45			


- NOTES:**
1. Pulse Test – 300 μs, 1% duty cycle
 2. See switching time test circuit

VNMG


Power Dissipation vs Case or Ambient Temperature



**DC and Inductive Safe Operating Region
T_C = 25°C**



**Inductive Safe Operating Area
Test Circuit**




**n-channel
enhancement-mode
VMOS Power FETs**




TYPE	PACKAGE	PRINCIPAL DEVICES
Single	TO-3	VN64GA

TYPICAL PERFORMANCE CURVES (25°C unless otherwise noted)


Output Characteristics




Saturation Characteristics




Transfer Characteristic




**Capacitance vs
Drain-to-Source Voltage**




**Transconductance vs
Drain Current**




**Output Conductance vs
Drain Current**



Switching Time Test Circuit




Switching Time Test Waveforms




TYPICAL PERFORMANCE CURVES (Cont'd) (25° C unless otherwise noted)

ON-Resistance vs Gate-Source Voltage



Transconductance vs Gate-Source Voltage



Normalized Drain-Source ON-Resistance vs Temperature

