

CA3090AQ

Stereo Multiplex Decoder

For FM Stereo Multiplex Systems

RCA-CA3090AQ, a monolithic silicon integrated circuit, is a stereo multiplex decoder intended for FM multiplex systems.

The CA3090AQ is the successor to the CA3090Q; it offers three major advantages over the CA3090Q as follows:

1. Can directly drive a stereo indicator lamp with a current drain of up to 100 mA.
2. Stereo Defeat/Enable control-voltage specifications.
3. Capable of operation with lower distortion.

This stereo multiplex decoder requires only one low-inductance tuning coil (requires only one adjustment for complete alignment), provides automatic stereo switching, energizes a stereo indicator lamp, and operates from a wide range of voltage supplies.

Figure 1 shows the block diagram for the CA3090AQ. The input signal from the detector is amplified by a low-distortion preamplifier and simultaneously applied to both the 19-kHz and 38-kHz synchronous detectors. A 76-kHz signal, generated by a local voltage-controlled oscillator (VCO), is counted down by two frequency dividers to a 38-kHz signal and to two 19-kHz signals in phase quadrature.

The 19-kHz pilot-tone supplied by the FM detector is compared to the locally generated 19-kHz signal in a synchronous detector. The resultant signal controls the

voltage controlled oscillator (VCO) so that it produces an output signal to phase-lock the stereo decoder with the pilot tone. A second synchronous detector compares the locally generated 19-kHz signal with the 19-kHz pilot tone. If the pilot tone exceeds an externally adjustable threshold voltage, a Schmitt trigger circuit is energized. The signal from the Schmitt trigger lights the stereo indicator, enables the 38-kHz synchronous detector, and automatically switches the CA3090AQ from monaural to stereo operation. The output signal from the 38-kHz detector and the composite signal from the preamplifier are applied to a matrixing circuit from which emerge the resultant left and right channel audio signals. These signals are applied to their respective left and right post amplifiers for amplification to a level sufficient to drive most audio amplifiers.

The CA3090AQ may be used without the stereo defeat/enable function (see Fig. 6) if a control voltage for this function is not readily available. In this case, Terminal 4 should be grounded.

The CA3090AQ utilizes the 16-lead quad-in-line plastic package and operates over the ambient temperature range of -55°C to $+125^{\circ}\text{C}$.

Features:

- Requires the use of only one low-inductance tuning coil
- Automatic stereo switching
- Directly drives a stereo indicator lamp up to 100 mA
- Includes driver for stereo-lamp indicator
- Operates from a wide range of power supplies: 10 to 16 volts
- Requires only one adjustment for alignment
- Switching from monaural to stereo and stereo to monaural produces no audible thumps
- Low distortion: under 0.22% (typ.)
- Separate dc input permits stereo defeat or enable
- High signal output: directly drives audio amplifiers
- Excellent SCA (storecast) rejection: 55 dB typ.
- High audio channel separation: 40 dB typ.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A = 25^{\circ}\text{C}$

DC SUPPLY VOLTAGE	16 V
CURRENT AT TERM. 12	100 mA
INPUT SIGNAL VOLTAGE (COMPOSITE)	400 mV
AMBIENT TEMPERATURE RANGE:	
Operating	-55 to $+125^{\circ}\text{C}$
Storage	-65 to $+150^{\circ}\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance not less than 1/32" (0.79 mm) from case for 10 s max.	
	$+285^{\circ}\text{C}$

■ For stereo operation, a minimum input signal voltage (composite) of 40 mV is required.




Fig. 1 - Functional block diagram of the CA3090AQ.




Fig. 2 - Test circuit for DC characteristics.




Fig. 3 - Indicator lamp characteristics (I_C vs. V_{CE}).




Fig. 4 - Test circuit for use with stereo defeat/enable.




Fig. 5 - Test circuit for use without stereo defeat/enable.

CA3090AQ

ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TERMINAL MEASURED AND SYMBOL	TEST CONDITIONS $T_A = 25^\circ\text{C}$ $V^+ = 12\text{ V}$ (unless specified otherwise)	LIMITS			UNITS
			Min.	Typ.	Max.	
Static Characteristics						
Total Current (Terms. 9, 10, 11)	I_{total}	Lamp OFF	—	22	27	mA
DC Voltage:						
Term. 1	V_1		1.6	2.3	3.1	V
Term. 6 (Indicator Lamp OFF)	V_6		—	2.1	3.6	V
Terms. 9 and 10	$V_9 \& 10$		4.7	6.4	8.4	V
Term. 12 (Indicator Lamp OFF)	V_{12}	$V^+ = 16\text{ V}$	12.7	—	—	V
Voltage Differential (Term. 2—Term. 1)	$V_2 - V_1$		—	0	0.1	V
Current at Term. 12 (In actual use external circuit resistance (e.g. lamp should limit Term. 12 to the maximum rated value of 100 mA.))		V_{IN} (at $f = 19\text{ kHz}$) = 18 mV	75	100	—	mA
Dynamic Characteristics						
Input Impedance	Z_{IN}		—	50k	—	Ω
Channel Separation (L + R Reference)*			25	40	—	dB
Channel Balance (Monaural)			—	0.3	3	dB
Monaural Gain		$V_{\text{IN}} = 180\text{ mV}$	3	6	9	dB
Stereo/Monaural Gain Ratio*			—	± 0.3	± 3	dB
Indicator Lamp — Turn-ON Voltage		19-kHz pilot-tone @ Term. 1	—	4	—	mV
Capture Range (Deviation from 76-kHz center frequency)		19-kHz pilot-tone voltage = 18 mV	± 6.6	± 10	—	%
Distortion (75- μs de-emphasis):						
2nd Harmonic		$V_{\text{IN}} = 240\text{ mV}$	—	0.2	—	%
3rd, 4th, and 5th Harmonic			—	<0.1	—	%
19-kHz Rejection			—	35	—	dB
38-kHz Rejection			—	48	—	dB
SCA (storecast) Rejection			—	70	—	dB
Stereo Defeat Voltage (V_4)			—	1.2	<0.9	V
Stereo Enable Voltage (V_4)			>1.6	1.2	—	V

* For stereo operation, test conditions require a composite stereo input signal (modulated at 1 kHz) including a 19-kHz (18 mV) pilot-tone signal.




Fig. 7 — Pilot-tone voltage level vs. VCO frequency with no pilot-tone applied.




Fig. 8 — Filter capacitance vs. VCO frequency with no pilot-tone applied.






Fig. 6 — Test circuit for measurement of dynamic characteristics.



A—Foil side.



B—Component side.

Fig. 9 — Photographs of the CA3090AQ and outboard components mounted on a 2 X 2 1/2-inch printed-circuit board to constitute a complete stereo multiplex decoder.

CA3091D

RCA-CA3091D, a monolithic silicon integrated circuit, is a four-quadrant multiplier that provides an output voltage that is the product of two input (x and y) voltages.

This device functions as a multiplier, divider, squarer, square rooter, and power-series approximator. In addition, this device is useful in applications such as ideal full-wave rectifiers, automatic level controllers, RMS converters, frequency discriminators, and voltage-controlled filters and oscillators.

The CA3091D comprises five basic circuits (See Fig. 1), including: a multiplier block, two linearity compensators, a current converter, a current source for biasing, and a regulator (reference voltage). A brief description of the operation, functions and typical applications is given in the section "Operating Considerations". In addition there is a separate section on "Symbols, Terms, and Definitions" that defines the terms and symbols used throughout the data bulletin.

The CA3091D is supplied in 14-lead dual-in-line ceramic package and operates over the full military temperature range of -55°C to +125°C.




Fig.1—Functional block diagram of CA3091D with typical multiplier outboard(peripheral) circuitry.

MAXIMUM RATINGS; Absolute-Maximum Values at $T_A = 25^\circ\text{C}$

DC Supply Voltages:		
Between Terms. 12 and 1	+18	V
Between Terms. 4 and 1	-18	V
DC Supply Currents:		
At Term. 12 with DC Supply Voltage = +15 V	4	mA
At Term. 4 with DC Supply Voltage = -15 V	16	mA
Bias Current (At Term. 3)	1	mA
* Input Current	± 1	mA
Output Short-Circuit Duration	No limitation	
Voltage Reference Current	10	mA
Linearity Correction Currents:		
At Terminals 7 and 8	10	mA
Device Dissipation (Up to 125°C)	200	mW
Ambient Temperature Range:		
Operating	-55 to +125	°C
Storage	-65 to +150	°C
Lead Temperature (during soldering):		
At distance not less than 1/32 inch (0.79 mm) from case for 10 seconds max.	+265	°C

* External resistance is required to limit the current to the indicated ± 1 mA value.

Features:

- "Accuracy": $\pm 4\%$ (max.)
- "Linearity": 3.0% (max.)
- Feedthrough: 9 mV p-p (typ.)
- 3-db bandwidth: 4.4 MHz
- Low power operation capability: ± 6.0 V, 4 mW drain
- Low power-supply sensitivity: 36 mV/V typ.
- Smooth overload characteristics — no foldback if full-scale input signal is exceeded
- Negligible warm-up drift
- Broadband operation capability (flat to 1 MHz) — both inputs have similar characteristics for reduced high-frequency phase shift between the inputs
- Low-level linearity correction circuitry minimizes low-level feedthrough for improved small-signal accuracy
- All multiplication is performed with wideband circuitry — this permits two signals of frequencies much higher than the -3 db frequency of the multiplier to produce a difference frequency that is within the multiplier's bandwidth
- High immunity to parasitic oscillation
- Essentially free from excess peaking — provides improved frequency response
- Requires no level shifting at the output — current-source operation at the output permits output signal to be referenced to ground or other levels within the output voltage swing capabilities of the multiplier
- Internal bias regulator

Applications:

- Multiplier ■ Divider ■ Squarer ■ Square Rooter
- Power-series approximator
- Full-wave rectifier
- Automatic level controller
- RMS converter
- Frequency discriminator
- Voltage-controlled filters and oscillators




Fig.2—Schematic diagram of the CA3091D.

CA3091D

ELECTRICAL CHARACTERISTICS, For Equipment Design

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		LIMITS			UNITS
		$T_A = 25^\circ\text{C}$, $I_B = 0.5\text{ mA}$ $V^+ = 15\text{ V}$, $V^- = -15\text{ V}$	Circuit and/or Char. Curve	Min.	Typ.	Max.	
STATIC CHARACTERISTICS							
INPUT CIRCUIT							
Input Balance (Correction) Currents:	I_{IC}	$x = 0$	-	-20	-2.1	+20	μA
At x Input		$y = 0$	-	-20	-8.7	+20	μA
At y Input							
Feedthrough Linearity Balance (Correction) Current	I_{OC}		-	-34	-2.9	+34	μA
OUTPUT CIRCUIT							
Output Offset Current	I_{OO}	$x \& y = 0$,		-10	-0.23	+10	μA
Output Offset Voltage	V_{OO}	I_{OO} thru $R_L = 33\text{k}\Omega$		-0.330	-0.0076	+0.330	V
Output Peak Current Swing	$ I_O $	Thru $R_L = 24\text{k}\Omega$		3	0.41	0.45	mA
Output Peak Voltage Swing	$ V_O $	Across $R_L = 33\text{k}\Omega$		4	12	12.9	V
DC SUPPLIES & BIASING							
Current Drain (Idling):							
At Term. 4		$V^- = -15\text{ V}$		-	2.9	4.5	mA
At Term. 12		$V^+ = +15\text{ V}$		-	2.0	3.0	mA
Reference Voltage	V_{ref}	Measured across Terms. 6 & 4 at $I = 1\text{ mA}$		5.5	6.1	6.7	V
DYNAMIC CHARACTERISTICS							
Output Current	I_O	With $I = 0.2\text{ mA}$ at each input		-	0.21	0.32	mA
Normalized k Factor ($k_N = \frac{k}{k_r}$)				11	0.69	1.0	1.7
Accuracy		Worst case at 25°C		-	2.6	4.0	% of
Linearity				-	1.7	3.0	10 V
Feedthrough Voltage:							
At $y = 20\text{ V p-p}$, $x = 0$				-	9	20	mV
At $x = 20\text{ V p-p}$, $y = 0$				-	9	20	p-p




Fig. 3—Test circuit for measurement of output current swing capability.




Fig. 4—Test circuit for measurement of output voltage swing capability.




Fig. 5—Test circuit for measurement of input resistance.




Fig. 6—Test circuit for measurement of output resistance.




Fig. 7—Test circuit for measurement of maximum slew rate.




Fig. 8—Test circuit for measurement of frequency response.




Fig. 9—y-input frequency response characteristic curve with associated test circuit.




Fig. 10—Test circuit for measurement of maximum slew rate.

CA3091D

ELECTRICAL CHARACTERISTICS, Typical Values Intended Only for Design Guidance

CHARACTERISTICS	SYMBOL	TEST CONDITIONS		TYPICAL VALUES	UNITS
		TA = 25°C, I _{IB} = 0.5 mA V ⁺ = 15 V, V ⁻ = -15 V	Circuit and/or Char. Curve		
STATIC CHARACTERISTICS					
INPUT CIRCUIT					
Input Resistance:	R _I	I _x ≤ 0.2 mA I _y ≤ 0.2 mA	5	1.3	k Ω
At x Input				0.5	k Ω
At y Input					
Input Capacitance:	C _I	at 1 MHz	-	5.8	pF
At x Input				5.8	pF
At y Input					
OUTPUT CIRCUIT					
Output Resistance	R _O		6	1.0	M Ω
Output Capacitance:	C _O	at 1 MHz		4.0	pF
DC Supply Voltage Sensitivity:					
At Term. 4	ΔV _O / ΔV ⁻		11	26	mV/V
At Term. 12				36	mV/V
DYNAMIC CHARACTERISTICS					
Bandwidth (At -3dB point):					
Through x Input	BW			8, 10	MHz
Through y Input				8, 9	MHz
3^σ Error Frequency:					
Through x Input				360	kHz
Through y Input				310	kHz
Maximum Slew Rate	SR	7pF in parallel with 10MΩ load	7	27	V/μs
Temperature Coefficients:					
Output Offset Current	ΔI _{O0} /ΔT	x & y = 0	-	-0.021	μA/°C
x-Input Balance Current	ΔI _{IC} /ΔT	x = 0	-	-0.063	μA/°C
y-Input Balance Current		y = 0	-	-0.063	μA/°C
Normalized k Factor (k _N = k / k _r)	k _N		-	-0.76	%/°C
Accuracy			-	0.11	%/°C
Linearity			-	0.06	%/°C
Feedthrough:					
At x = 0			-	5.6	mV/°C
At y = 0			-	5.7	mV/°C





Fig. 10—x-input frequency response characteristic curve with associated test circuit.

SYMBOLS, TERMS AND DEFINITIONS

Output Offset Current

The multiplier output current produced when both of the multiplier input signals are in the zero state.

Output Zero

Sets the output at the zero level when the x and y inputs are in the zero state. (It is implied that all other zeroing adjustments have been effected.)

R_I

Input Resistance – Converts the input voltage to an input current.

R_L

Output (Load) Resistance – Converts the output current to a voltage.

R_O

Output Resistance – See V_O and I_O for the equations associated with these properties.

Regulator Diode

A temperature compensated Zener diode, included in the multiplier circuit, to provide a stable I_{IB}.

Scale Factor or k factor (k)

Represents the basic gain of the multiplier as expressed in the equation V_O = kV_xV_y

The equation indicates the ideal transfer function for the multiplier. The normalized k factor is expressed by k_N = k/k_{ref} where k_{ref} is the ideal or reference k factor. The ideal factor, k_{ref} is the value at which the k factor is set when the k-factor adjust control is trimmed. Optimum operation of the CA3091D is achieved when the k-factor is 0.1.

V_{IM}


The maximum ac sine-wave voltage to be applied to the multiplier; a 20-volt p-p sine wave is the nominal maximum swing voltage recommended for use with 50-kilohm input resistors.

V_{MD}

An ac or dc voltage that approximately satisfies the equation V_{MD} = V_{IM} / √2.

V_O

The output product voltage derived from the expression (kV_xV_y = V_O)



TEST PROCEDURES FOR MEASUREMENT OF POWER-SUPPLY SENSITIVITY

1. AT V⁺=15V, V⁻=-15V, MEASURE V_O RECORD AS V_{O1}.
2. AT V⁺=10V, V⁻=-15V, MEASURE V_O RECORD AS V_{O2}. POS. POWER SUPPLY SENSITIVITY = (V_{O2} - V_{O1}) / 5V.
3. AT V⁺=15V, V⁻=-10V, MEASURE V_O RECORD AS V_{O3}. NEG. POWER SUPPLY SENSITIVITY = (V_{O3} - V_{O1}) / 5V.

k = k FACTOR
k_r = 0.1 REFERENCE OR ADJUSTED k FACTOR
k_N = k / k_r = 0.1 V_O / (I_x I_y)
NORMALIZED k FACTOR (I.e. k_N = 1 IF V_O = V_O(IO))
OUTPUT CURRENT (mA) AT A CURRENT OF 0.2 mA AT BOTH INPUTS = V_O / 33k Ω
OUTPUT VALUES ARE AVERAGED FOR 4 COMBINATIONS OF INPUTS (I_x = V_O / R_L = V_O / 33k Ω (0.2 x 10⁻³)²

RESISTORS HAVE A TOLERANCE OF 5% UNLESS OTHERWISE INDICATED

Fig. 11—Test circuit for measurement of current gain and power-supply sensitivity.

CA3091D

V_{ref}.
Temperature compensated zener connected to the -15 volt supply to provide a reference voltage as an aid in setting up a stable I_B.

V_x, V_y
The input voltages to be multiplied.

x-Balance Circuit
Sets the output to the zero level when the x-input is in the zero state.

y-Balance Circuit
Sets the output to the zero level when the y-input is in the zero state.

Accuracy
Accuracy defines the degree of error encountered in the operation of the multiplier. It is portrayed on a contour map by isomers (contour lines). Isomers with the highest values indicate "less-accurate" operation of the multiplier. (See illustrative Contour Map in Fig. 12.)

Contour Map
The contour map, shown in Fig. 12, is a graphical portrayal of the multiplier errors in the x, y input plane. Each contour line, termed "isomer", connects those points whose error values (in millivolts) are equal in magnitude. For example, a -20 mV contour line with points at V_x = 5V and V_y = -3V indicates that the output voltage is 20 mV less than the theoretical output product (kV_xV_y). This error voltage, presented in percent of full-scale input (±10 V), defines the "accuracy" of the device. Thus, a 20-mV error voltage represents an "accuracy" of 0.2% as derived from the equation:

$$\text{Accuracy} = 20 \text{ mV}/10 \times 100\% = 0.2\%$$

A contour map provides a true indication of multiplier performance in each of the four quadrants. Each CA3091D is comprehensively tested and must provide the specified accuracy in the four quadrants.

Current Converter
This portion of the IC combines the multiplier's differential-amplifier output currents and converts them to a single-ended output current.

Current Sources
These circuits provide the biasing currents for the various circuits in the IC. The I_B terminal provides the control current for the current-source circuit.

Feedthrough
Feedthrough occurs when an output signal is produced even though one of the input signals is zero. Consequently, feedthrough signal characteristics constitute a source of error in the operation of a multiplier. In the CA3091D, for example, the feedthrough signal output is specified to be less than 20 mV p-p when either terminal is set at 20 V p-p and the other terminal is set to zero.

I_B
Circuit biasing control current.

I_C
See I_{OC}.

I_O
Output product current (k₁I_xI_y = I_O), where k₁ = kR_F²/R_L

I_{OC}, I_{IC}
Compensatory input and output currents required to correct unlinearity along the x axis. (Optional for low-level signal use.)

I_x, I_y
Input currents to be multiplied.

k
Voltage Scale Factor (determines the gain of the multiplier).

k₁
Current Scale Factor (k₁) = (R_F²/R_L)k.

k adjust
Scale-Factor Adjustment.

Linearity
"Linearity" indicates the degree of multiplier error (i.e. deviation from "straight-line" characteristics) along each of the four boundaries of the input x, y field. These boundaries are formed when one input is held at one of the two maximum values (10 volts or -10 volts) and the other input is swept through the voltage range. (See Contour Map for additional information.)




Fig.12—Contour mapping of multiplier accuracy (plotted on isomers) and linearity.

Note: See "Contour Map" in "Symbols, Terms and Definitions" Section.

Linearity Adjust

An external circuit to provide vernier adjustment for optimum linearity. This control should be adjusted before adjusting the y-balance control.

Linearity Balance Circuit (Low-Level)

This circuit makes the multiplier's transfer function linear for low-level x-input signals.

Linearity Compensator

Internal circuitry that converts input current into a non-linear voltage, a requisite for producing a linear output in the differential amplifiers of the multiplier circuit.

Multiplier Circuitry

Provides the product of the two input voltages.

Multiplier Transfer Function

This function mathematically describes the interaction of the two inputs and the resulting output signal. The basic transfer function for a multiplier is

$$k(V_x + V_{Xe})(V_y + V_{Ye}) = V_o + V_{Oe}$$

where: k = k factor and represents the basic gain of the multiplier

V_x, V_y = the external inputs to be multiplied

V_o = the desired value of the product output signal

V_{Xe}, V_{Ye} = the "effective" errors that occur at the inputs of the multiplier and cause an output signal when either input is in a zero state.

V_{Oe} = the error voltage that develops at the output of the multiplier

DC correction factors are added to the multiplier inputs and output to compensate for the errors and offset variations. A complex linearity error term appears in the transfer function; however, this term is not included in the above equation for the purpose of clarity.

OPERATING CONSIDERATIONS

Operation of a Multiplier

A multiplier is, essentially, a gain-controlled amplifier (See Fig. 13) that multiplies the input signal (V_x) with the external gain controlling signal (V_y) to produce the resultant output (V_o). The gain is externally adjustable by a coefficient (k). Stated simply, a multiplier produces an output voltage that is the linear product of two input voltages.





Fig.13—Gain-controlled amplifier.

The basic multiplier, shown in Fig. 14a, is a two-quadrant multiplier. The input signal (V_x) may have either a positive or negative polarity whereas, the external gain-controlling signal (V_y) must be positive and greater than the base-emitter voltage (Fig. 14b). The output current (I₁ - I₂) of the differential amplifier, comprised of transistors Q1 and Q2, is related to both the input signal (V_x) and the current source (I). Since the current source (I) is related to the gain controlling signal (V_y) the output current (I₁ - I₂), therefore, is related to both V_x and V_y.



a) Basic circuit.

b) Multiplier functional only in shaded region.

Fig.14—Two-quadrant multiplier.

This relationship is essentially non-linear; thus an appropriate linearization circuit must be provided in the input stage to achieve the following linear relationship:

$$I_1 - I_2 = k' V_x V_y \quad (\text{Eq. 1})$$

where k' is a constant

CA3091D

Figure 15 shows a typical arrangement of three differential amplifiers to form a four-quadrant multiplier. This arrangement incorporates the operating principles of the two-quadrant multiplier, but, in addition, it permits both of the input signals (V_x and V_y) to have positive or negative polarities (or zero). When either input is zero, the output current ($I_1 - I_2$) must, theoretically, be zero as is shown by the following:

1. Assume $V_x = 0$,
then $i_1 = i_2$ and $i_3 = i_4$
therefore $i_1 + i_4 = i_2 + i_3$.
Since $I_1 = i_1 + i_4$ and $I_2 = i_2 + i_3$,
then $I_1 = I_2$.
This equality is independent of V_y .
2. Now assume $V_y = 0$,
then $i_5 = i_6$.
Since $i_5 = i_1 + i_2$ and $i_6 = i_3 + i_4$,
then $i_1 + i_2 = i_3 + i_4$.
Since $I_1 = i_3$ and $I_2 = i_4$
then $i_1 + i_4 = i_3 + i_2$.
Therefore $I_1 = I_2$.
This equality is independent of V_x .




Fig. 15—Basic four-quadrant multiplier.

The multiplying operation discussed in the previous section applies when neither V_x nor V_y is zero. The output current ($I_1 - I_2$) then satisfies Equation 1,

$$I_1 - I_2 = k \cdot V_x \cdot V_y$$

The multiplying action of the four-quadrant multiplier is dependent on current unbalance in the three differential amplifiers. Ideally, the multiplying operation should not occur if either V_x or V_y is 0. However, in practical applications slight current unbalances do exist. It is necessary, therefore, to null out such unbalances with external potentiometers prior to operation.

TYPICAL OPERATING CONSIDERATIONS

The RCA-CA3091D, shown in Fig. 2, is a four-quadrant multiplier that incorporates the basic multiplier principle, previously discussed in "Operation of a Multiplier". Because the design of this multiplier is based on the multiplication of two input currents to produce an output current it is necessary to convert the input voltages to input currents and the output current to an output voltage by inserting resistors at both input and output terminals. Fig. 1 shows the four-quadrant multiplier with its peripheral circuitry for nulling current unbalances.

The Bias Current (I_{IB}) at Term. 3 sets the operating current level for the entire multiplier circuit by means of a current-source circuit. Therefore, it is essential that this bias current level remain constant under all operating conditions. To maintain this steady state, a temperature compensated zener diode is provided on the chip and connected to the Reference Voltage (Term.6).

Linearity of the differential amplifier transconductance function is accomplished by linearity compensators as shown in Fig. 1. To correct low-level signal unbalances that may occur between Differential Amplifiers A and B, an external potentiometer is connected to Terminals 7 and 8 (See Fig. 1). The Current Converter circuit, which consists of a set of current mirrors, supplies the output current ($I_1 - I_2$). It is important that circuit unbalances be corrected prior to operation. Table I describes the alignment procedures for correcting these unbalances.

A multifunction circuit board (Figs. 16 and 17) is available for performing the four basic applications, such as, multiplying, dividing, squaring and taking the square root.

When the CA3091D is used as a multiplier (Fig. 18) or as a squarer (Fig. 18) only the basic peripheral circuitry on the multifunction circuit board is utilized and the general-purpose operational amplifier (CA3741T) is disabled from operation. Follow the ac alignment procedures for these two applications before operating the circuit.

When the CA3091D is used as a divider (Fig. 20), the operational amplifier is required in order to provide the proper negative feedback. The limitations for operation as a divider are that $0 < V_y \leq 10V$ and $-10V \leq V_z \leq 10V$. Note, the range of V_y is limited to the positive polarity; if V_y was permitted to go negative, the feedback loop would go positive and, thereby, create an unstable operating condition.

Alignment of the divider (Fig. 19) differs from multiplier and squarer alignment because of the additional variances introduced by the operational amplifier. A coupling capacitor is provided at the output of the divider alignment circuit in order to separate the ac signal from the dc signal and, thus, avoid interaction between the calibrating potentiometers.

The alignment procedure for the square-rooter function (Fig. 21) is identical to the alignment procedure for the divider function. The input voltage range is limited to $0 < V_1 \leq$

Table I

AC Alignment Procedures For CA3091D, Four-Quadrant Multiplier
(Refer to Fig. 16, for circuit pertaining to following alignment procedures.)

Step No.	Voltage Setting		Control Adjust	Test Equipment Used	Measure	Notes
	V_x	V_y				
1	—	—	—	—	—	Set all potentiometers to center of range.
2	0	VIM	x Balance	AC VM	V_O	Adjust for a minimum reading.
3	0	VIM	Linearity	AC VM	V_O	Adjust for a minimum reading.
4	—	—	—	—	—	Repeat Steps 1 and 2 until no further improvement is noted.
5	VIM	0	y Balance	AC VM	V_O	Adjust for a minimum reading.
6	0	0	Zero Output	DC VM	V_O	Adjust for zero output.
7	VMID	VMID	R_k	AC/DC VM	V_O	Adjust for $V_{MID}^2/10$ at the output.
8	—	—	—	—	—	Check multiplier for alignment in all four quadrants.

V_{IM} — Is the maximum AC swing of the sine wave that will be applied to the multiplier. A 20-volt p-p value is the nominal maximum swing of the AC sine wave with input resistors of 50 kilohms.

V_{MID} — An AC or DC voltage that approximately satisfies the equation $V_{MID} = V_{IM} / \sqrt{2}$. For example, if a 50-kilohm resistor is used with a 7-volt input, then R_k should be adjusted for a 4.9-volt output.

10V. This limitation is necessary in order to prevent the output voltage (V_O) from latching to the negative output saturation voltage of the operational amplifier. Table II describes the divider alignment procedure.






Fig. 16—Typical multifunction circuit arrangement utilizing the CA3091D and CA3741T.



a) Foil side.




b) Component side.

Fig. 17—Photographs of a printed-circuit board for multi-function applications (multiplier, squarer, divider, square rooter) utilizing the CA3091D and CA3741T.

CA3091D

Table II — Divider Alignment Procedure

Step No.	Set		Measure	Output Coupling	Test Equipment Used	Adjust	Notes
	V _z V	V _y V					
1	—	—	—	—	—	—	Set all potentiometers to center of range.
2	0	V _S	V _O	ac	ac - VM	O _{zero}	Adjust for minimum reading.
3	0	10V dc	V _O	dc	dc - VM	*balance	Adjust for 0V dc output.
4	V _S	V _S	V _O	ac	ac - VM	V _{balance}	Adjust for minimum reading.
5	5V dc	5V dc	V _O	dc	dc - VM	k _{adjust}	Adjust for 10V dc output.



a) Circuit arrangement for multiplier or squarer operation.




Fig.18—Multifunction circuit-board arrangement with terminal connections for multiplier and squarer operation.




Fig.19—(a) Divider alignment circuit.





Fig.19—(b) Circuit to provide offset ac signal for use in divider alignment procedure.



a) Circuit arrangement for divider operation.





Fig.20—Multifunction circuit-board arrangement with terminal connections for divider operation.



a) Circuit arrangement for square-rooter operation.




Fig.21—Multifunction circuit-board arrangement with terminal connections for square-rooter operation.

CA3093E

General-Purpose High-Current N-P-N Transistor-Zener Diode - Diode Array

RCA CA3093E* is a versatile array of three high-current (to 100mA) NPN transistors, two 10%-tolerance Zener diodes and one conventional diode, all on a common monolithic substrate. Two of the transistors (Q₁ and Q₂) are matched at 1 mA for applications in which offset parameters are of special importance. The combination of positive Zener voltage temperature coefficients and negative forward base-emitter voltage temperature coefficients provides a unique temperature compensation capability.

Independent connections for each transistor and diode plus a separate terminal for the substrate permit maximum flexibility in circuit design.

*Formerly developmental type TA6119

#Z₁, Z₂ and D1 are transistors internally connected as shown below.

MAXIMUM RATINGS, Absolute-Maximum Values at T_A = 25°C

Power Dissipation:

Any one transistor	500 [†]	mW
Any one Zener Diode	250	mW
Total package	750	mW
Above 25°C	Derate linearly	6.67 mW/°C
Ambient Temperature Range:		
Operating	-55 to +125	°C
Storage	-65 to +150	°C
Lead Temperature (During Soldering):		
At distance 1/16 ± 1/32 inch (1.59 ± 0.79mm) from case for 10 seconds max.	+265	°C

The following maximum ratings apply for each transistor

Collector-to-Emitter Voltage (V _{CEO})	15	V
Collector-to-Base Voltage (V _{CBO})	20	V
Collector-to-Substrate Voltage (V _{CIO})*	20	V
Emitter-to-Base Voltage (V _{EBO})	5.5	V
Collector Current (I _C)	100	mA
Base Current (I _B)	35	mA

The following maximum ratings apply for each Zener Diode or Diode

Zener Diode dc Current (I _Z)	35	mA
Zener Diode-to-Substrate Voltage (V _{ZIO})*	20	V
Diode (D1) Forward Current (I _{DF})	50	mA
Diode (D1) Reverse Voltage (V _{DR})	5.5	V
Diode (D1)-to-Substrate Voltage (V _{DIO})*	20	V

*The collector of each transistor, the cathode of each Zener diode, and the anode of the diode are isolated from the substrate by an internal diode. The substrate must be connected to a voltage which is more negative than any of these isolated terminals in order to

maintain isolation between devices and provide normal transistor action. To avoid undesired coupling between devices, the substrate terminal (5) should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground.

Features:

- 6 independent devices plus separate substrate connection
- Compensating temperature coefficients - V_{BE} and V_{D1} vs. V_Z

Transistors

- High I_C (100mA max)
- Matched pair (Q₁ & Q₂)
V_{IO} = ± 5mV max
I_{IO} = 2.5 μA max } at I_C = 1mA
- ΔV_{IO}/ΔT = 5 μV/°C typ

- h_{FE} = 40 min @ I_C = 10mA or 50mA
- Low V_{CEsat} ... 0.7V max @ 50mA

Zener Diodes

- Two 1/4W Zeners
- V_Z = 7V ± 10%
- z_Z = 15Ω typ

Diode

- Close forward voltage match to V_{BE}'s of Q₁ and Q₂
- V_{PIV} = 5.5V min.

Applications

- Signal processing and switching systems operating from DC to VHF
- Lamp and relay driver
- Differential amplifier
- Temperature-compensated amplifier
- Thyristor firing
- Temperature-compensated shunt regulator
- Temperature-compensated series regulator
- Level shifting
- Voltage-level clamping
- Current regulator
- Voltage clamping
- Simple off-line regulated supply
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Circuit Transistor Array" for applications in addition to those given on pages 5 & 6 of this bulletin.




Fig. 1 - Functional diagram of the CA3093E (bottom view)

TYPICAL STATIC CHARACTERISTICS




Fig. 2 - h_{FE} vs I_C




Fig. 3 - V_{BE} vs I_C and V_{D1} vs I_{D1}




Fig. 4 - V_{CEsat} vs I_C at 25°C

CA3093E

ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ\text{C}$
For Equipment Design

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	LIMITS			UNITS	
			Min.	Typ.	Max.		
For Each Transistor:							
Collector-to-Base Breakdown Voltage	$V_{(BR)CBO}$	$I_C = 100\mu\text{A}, I_E = 0$	20	60	—	V	
Collector-to-Emitter Breakdown Voltage	$V_{(BR)CEO}$	$I_C = 1\text{mA}, I_B = 0$	15	24	—	V	
Collector-to-Substrate Breakdown Voltage	$V_{(BR)CISO}$	$I_{C1} = 100\mu\text{A}, I_B = 0, I_E = 0$	20	60	—	V	
Emitter-to-Base Breakdown Voltage	$V_{(BR)EBO}$	$I_E = 500\mu\text{A}, I_C = 0$	5.5	6.9	—	V	
Collector-Cutoff-Current	I_{CEO}	$V_{CE} = 10\text{V}, I_B = 0$	—	—	10	μA	
Collector-Cutoff-Current	I_{CBO}	$V_{CB} = 10\text{V}, I_E = 0$	—	—	1	μA	
DC Forward Current Transfer Ratio	h_{FE}	$V_{CE} = 3\text{V}$	$I_C = 10\text{mA}$	40	76	—	
			$I_C = 50\text{mA}$	40	75	—	
Forward Base-to-Emitter Voltage	V_{BE}	$V_{CE} = 3\text{V}, I_C = 10\text{mA}$	0.65	0.74	0.85	V	
Collector-to-Emitter Saturation Voltage	V_{CEsat}	$I_C = 50\text{mA}, I_B = 5\text{mA}$	—	0.40	0.70	V	
Forward Base-to-Emitter Temp. Coefficient	$\Delta V_{BE}/\Delta T$	$I_E = 10\text{mA}$	—	-1.9	—	$\text{mV}/^\circ\text{C}$	
For Transistors Q1 and Q2 (As a Differential Amplifier):							
Absolute Input Offset Voltage	$ V_{IO} $	$V_{CE} = 3\text{V}, I_C = 1\text{mA}$	—	1.2	5	mV	
Absolute Input Offset Current	$ I_{IO} $		—	0.7	2.5	μA	
Temp. Coefficient of Offset Voltage	$ \Delta V_{IO}/\Delta T $		—	5	—	$\mu\text{V}/^\circ\text{C}$	
For Each Zener Diode							
Zener Voltage	V_Z	$I_Z = 10\text{mA}$	6.3	7	7.7	V	
Zener Impedance	z_Z	$I_Z = 10\text{mA}, f = 1\text{kHz}$	—	15	25	Ω	
Zener Reverse Current	I_{ZR}	$V_Z = +5\text{V}$	—	—	1	μA	
Zener Voltage Temp. Coefficient	$\Delta V_Z/\Delta T$	$I_Z = 10\text{mA}$	—	+3.6 i.e. +05	—	$\text{mV}/^\circ\text{C}$ $\%/^\circ\text{C}$	
Zener-to-Substrate Breakdown Voltage	$V_{(BR)ZIO}$	$I_Z = 100\mu\text{A}$ (Terminals 7 & 9)	20	60	—	V	
Dissipation		Refer to Example in Application "a"	—	—	250	mW	
For Diode (D1)							
Diode Forward Voltage	V_{DF}	$I_C = 10\text{mA}, V_{CE} = 3\text{V}$	0.65	0.74	0.85	V	
Diode Forward Current	I_{DF}		—	—	50	mA	
Diode Reverse-Breakdown Voltage	$V_{(BR)DR}$	$I_{DR} = 500\mu\text{A}$	5.5	6.9	—	V	
Diode-to-Substrate Breakdown Voltage	$V_{(BR)DIO}$	$I_{Diode} = 100\mu\text{A}$ (Terminal 10)	20	60	—	V	
Diode Forward-Voltage Temp. Coefficient	$\Delta V_{DF}/\Delta T$	$I_{DF} = 5\text{mA}$	—	-1.9	—	$\text{mV}/^\circ\text{C}$	




Fig. 5 - V_{CEsat} vs I_C at 70°C




Fig. 6 - V_{BEsat} vs I_C




Fig. 7 - V_{IO} vs I_C (transistors Q1 and Q2 as a differential amplifier)




Fig. 8 - I_{IO} vs I_C (transistors Q1 and Q2 as a differential amplifier)




Fig. 9 - Typical Zener breakdown voltage vs current





Fig. 10 - Typical Zener impedance vs current

CA3093E

TYPICAL APPLICATIONS

a) ±7V Regulator supplying CA3093E Transistors plus an external load.



Sample Computation for Determining Permissible Zener Dissipation at +25°C.


CA3093E Ratings at $T_A = +25^\circ\text{C}$
 Total Diss. Max = 750 mW (Derate @ 6.67 mW/°C above 25°C)
 Each Zener Diss. Max = 250 mW
 Max. Zener Current = 35 mA

Assume CA3093E Transistor/Diode Load Dissipation = 350 mW then max. total Zener Diss. $(P_{Z1} + P_{Z2}) = 750 - 350 = 400 \text{ mW}$

$$(I_{Z1} + I_{Z2})_{\text{max}} = \frac{400 \text{ mW}}{7\text{V}} = 57 \text{ mA}$$

(Note: Max. current rating on each Zener is 35 mA)

b) 14V Regulator for Q1, Q2, Q3




Typical Load Regulation for $I_L = 0$ to 25 mA
 $\frac{\Delta E_L}{E_L} \times 100 \approx -6\%$
 (no load to full load)

Typical Line Regulation
 $\frac{(\Delta E_L/E_L) \times 100}{\Delta E_{\text{unreg.}}} \approx \pm 0.9\%/V$

Typical Temperature Characteristic

$$\frac{\Delta E_L/E_L}{\Delta T} \times 100 = +0.05\%/^\circ\text{C}$$

c) 8.6V Temp.-Compensated Shunt Regulator



Typical Temperature Characteristic @ $R_L = 330\Omega$


$$\frac{\Delta E_L/E_L}{\Delta T} \times 100 = \pm 0.007\%/^\circ\text{C}$$

Typical Load Regulation $I_L = 0$ to 40 mA
 $(\Delta E_L/E_L) \times 100 = -3\%$ (no load to full load)

Typical Line Regulation at $R_L = 330\Omega$

$$\frac{\Delta E_L/E_L}{\Delta E_{\text{unreg.}}} \times 100 = \pm 0.55\%/V$$

d) Temp.-Compensated Series Voltage Regulator



Typical Temperature Characteristic @ $E_L = 12\text{V}$

$$\frac{\Delta E_L/E_L}{\Delta T} \times 100 = \pm 0.009\%/^\circ\text{C}$$

Typical Load Regulation @ $E_L = 12\text{V}$
 $I_L = 0$ to 40 mA

$$\frac{\Delta E_L}{E_L} \times 100 = \pm 0.4\%$$
 (no load to full load)

Typical Line Regulation @ $E_L = 12\text{V}$

$$\frac{(\Delta E_L/E_L) \times 100}{\Delta E_{\text{unreg.}}} = \pm 0.45\%/V$$

Typical E_L Ripple Voltage = 70 mV_{p-p}

Typical Load Regulation = $\frac{\Delta E_L}{E_L} \times 100 = -8.5\%$ (no load to full load)
 $I_L = 0$ to 30 mA

$$\text{Typical Line Regulation} = \frac{(\Delta E_L/E_L) \times 100}{\Delta E_{AC}} = \pm 0.075\%/V$$

e) Off-Line 7V Regulator

