

Fast, High Voltage Comparator with Transparent Latch

#### Features

- Fast response time—20 ns
- Wide input differential voltage range—24V to ±15V supplies
- Precision input stage— V<sub>OS</sub> = 1 mV
- Low input bias current—
   I<sub>B</sub> = 100 nA
- Low input offset current— I<sub>OS</sub> = 30 nA
- $\pm 4.5$ V to  $\pm 18$ V supplies
- 3-State TTL and CMOS compatible output
- No supply current glitch during switching
- High voltage gain—40 V/mW
- 50% power reduction in shutdown mode
- Input and latch remain active in shutdown mode
- P/N compatible with industry standard comparators

#### **Applications**

- Analog to digital converters
- ATE pin receiver
- Precision crystal oscillators
- Zero crossing detector
- Window detector
- Pulse width modulation generator
- "Go/no-go" detector

#### **Ordering Information**

Part No.	Temp. Range	Pkg.	Outline#
EL2018CH	0°C to +75°C	TO-99	MDP0004
EL2018CJ	0°C to +75°C	CerDIP	MDP0010
EL2018CN	0°C to +75°C	P-DIP	MDP0031
EL2018H	-55°C to +125°C	TO-99	MDP0004
EL2018H/883E	3 55°C to + 125°C	TO-99	MDP0004
EL2018J	-55°C to +125°C	CerDIP	MDP0010
EL-20181/883B	55°C to + 125°C	CerDIP	MDP0010


#### **General Description**

The EL2018 represents a quantum leap forward in comparator speed, accuracy and functionality. Manufactured with Elantec's proprietary Complementary Bipolar process, this device uses fast PNP and NPN transistors in the signal path. A unique circuit design gives the inputs the ability to handle large common mode and differential mode signals, yet retain high speed and excellent accuracy. Careful design of the front end insures the part maintains speed and accuracy when operating with a mix of small and large signals. The three-state output stage is designed to be TTL compatible for any power supply combination, yet it draws a constant current and does not generate glitches. When the output is disabled, the supply current consumption drops by 50%, but the input stage and latch remain active.

Elantec facilities comply with MIL-I-45208A and other applicable quality specifications. For information on Elantec's military processing, see: *Elantec's Military Processing-Monolithic Products*.

#### **Connection Diagrams**

TO-99 Metal Can



2018-1

8-Pin CerDIP
8-Pin Plastic DIP

ONOTAL TOP VIEW

8-Pin CerDIP

1 +V

OUTPUT

OUTPUT

S ENABLE
(LE)

S ES

2018-2

# Fast, High Voltage Comparator with Transparent Latch

### Absolute Maximum Ratings (TA = 25°C)

		_			
vs	Supply Voltage	±18V	Io	Continuous Output Current	25 mA
$v_{in}$	Input Voltage	$+V_S$ to $-V_S$	$T_{\mathbf{A}}$	Operating Temperature Range	
$\Delta V_{IN}$	Differential Input Voltage	Limited only by		EL2018	-55°C to +125°C
		Power Supplies		EL2018C	0°C to +75°C
I <sub>IN</sub>	Input Current (Pins 1, 2 or 3)	± 10 mA	$\mathbf{T}_{\mathbf{J}}$	Operating Junction Temperature	
IINS	Input Current (Pins 5 or 6)	±5 mA	•	Ceramic DIP Package,	
PD	Maximum Power Dissipation			Metal Can Package	175°C
- <b>D</b>	(Note 4—See Curves)			Plastic DIP Package	150°C
	CerDIP	1.5W	$T_{ST}$	Storage Temperature	-65°C to +150°C
	Metal Can	1.0W		Lead Temperature	
	Plastic DIP	1.25W		(Soldering, 10 seconds)	300°C
I <sub>OP</sub>	Peak Output Current	50 mA			

#### Important Note:

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefore  $T_{\rm J} = T_{\rm C} = T_{\rm A}$ .

Test Level	Test Procedure				
TORS TACKOT	T COL T T CAMMIN A				
				COLUMN TO THE REAL PROPERTY AND ADDRESS OF THE PARTY AND ADDRESS OF THE	TOTAL CONTRACTOR
I	100% production tes	ted and UR so	1111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	展表と、職での、(権を)には職。	JUANUUL.
	TAA LA BIAARRAMA				
			· · · · · · · · · · · · · · · · · · ·	alle transferd at T.	75°C
II	100% production test		28 WEST (   R. W. / - W.   1994)	HE RESPONDED TO	
	T <sub>MAX</sub> and T <sub>MIN</sub> pe	- Clif fact miam			
	TWAY BUILDING DC	I UM KERL PIEU	QUANUUM.		
	MANAGE MAGAGES A		The state of the s		
THE I	O a commit tested no	The test mion	MAX (MAI)		
	QA sample tested per	And their bears .	~~~~~~		
	Parameter is guarant	4 44 4			wadana Data
IV .	Legramoter to mierani		- 10 (C)   10 第 (L)   48 第 (H)   15 (E)   15 (	きこときこの 職 物料 まこことばしこ 利 あっく 寒と	
	* ********** *** Parenters				
47		1	0500 for inform	chian muraassa.	only
V	Parameter is typical			WITON DAN DORGE	
· · · · · · · · · · · · · · · · · · ·					······································

### DC Electrical Characteristics $V_S = \pm 15V$ unless otherwise specified

D	Description	Temp	Min	Тур	Max	Test Level		Units
Parameter	Description	remp	141111	131	Max	EL2018	I III III III III III III III III III	
V <sub>OS</sub>	Input Offset Voltage (Note 1)	25°C		1.0	3	1	1	mV
	$V_{CM} = 0V, V_{O} = 1.4V$	T <sub>MIN</sub> , T <sub>MAX</sub>			5	I	Ш	mV
IB	Input Bias Current	25°C		100	300	1	I	nA
	$V_{CM} = 0V$ , Pin 2 or 3	T <sub>MIN</sub> , T <sub>MAX</sub>			500	1	Ш	nA
I <sub>OS</sub>	I <sub>OS</sub> Input Offset Current V <sub>CM</sub> = 0V	25°C		30	150	1	I	nA
		T <sub>MIN</sub> , T <sub>MAX</sub>			250	1	Ш	nA
CMRR	Common Mode Rejection	25°C	85	105		1	1	dB
	Ratio (Note 2)	T <sub>MIN</sub> , T <sub>MAX</sub>	80			I	Ш	dΒ
PSRR	Power Supply Rejection	25°C	85	100		I	-1	dΒ
	Ratio (Note 3)	T <sub>MIN</sub> , T <sub>MAX</sub>	77			1	ш	ďΒ
V <sub>CM</sub>	Common Mode Input	25°C	±12	± 13		I	I	v
	Range	T <sub>MIN</sub> , T <sub>MAX</sub>	± 12			1	ш	v
A <sub>V</sub>	Voltage Gain	25°C	15	40		I	1	V/mV
	$V_{OUT} = 0.8V \text{ to } 2.0V$	T <sub>MIN</sub> , T <sub>MAX</sub>	10			I	ш	V/mV
V <sub>OL</sub>	Output Voltage Logic Low	25°C	-0.05	0.15	0.4	I	1	v
	$I_{OL} = 0 \text{ mA to } 8 \text{ mA}$	T <sub>MIN</sub> , T <sub>MAX</sub>	-0.1		0.4	I	ш	v

# Fast, High Voltage Comparator with Transparent Latch

DC Electrical Characteristics  $v_S = \pm 15V$  unless otherwise specified — Contd.

Parameter	Description	Temp	Min	Тур	Max	Test Level		Units
- arameter	Description	Temp		Тур	Max	EL2018	EL2018C	Unite
$V_{\mathrm{oh}}$	Output Voltage Logic High $V_S = \pm 15V$	25°C	3.5	4.0	4.65	1	1	v
	$V_S = \pm 15V$	T <sub>MIN</sub> , T <sub>MAX</sub>	3.5		4.65	I	Ш	v
	$V_S = \pm 5V$	25°C	2.4			1	I	v
	$V_S = \pm 5V$	T <sub>MIN</sub>	2.4			I	Ш	v
	$V_S = \pm 5V$	T <sub>MAX</sub>	2.4			I	Ш	v
V <sub>odis1</sub>	$V_{OUT}$ Range, Disabled, $I_{OL} = -1$ mA $V_{S} = \pm 15V$ $V_{S} = \pm 15V$	25°C	4.65 4.65			I	I II	v
	$V_{S} = \pm 5V$	T <sub>MIN</sub> , T <sub>MAX</sub>	4.03	3.5		V		v
V <sub>odis2</sub>	$V_{OUT}$ Range, Disabled, $I_{OL} = 1 \text{ mA}$ $V_S = \pm 5 \text{V to } \pm 15 \text{V}$	ALL	-0.3	-1		1	п	v
$V_{inh}$	LE or CS Inputs	25°C	2.0			1	1	v
	Logic High Input Voltage	T <sub>MIN</sub> , T <sub>MAX</sub>	2.2			I	Ш	v
$V_{inl}$	LE or CS Inputs	25°C			0.8	I	I	v
	Logic Low Input Voltage	T <sub>MIN</sub> , T <sub>MAX</sub>			0.8	I	Ш	v
I <sub>in</sub>	LE or CS Inputs	25°C			± 200	1	1	μΑ
	Logic Input Current V <sub>IN</sub> = 0V to 5V	T <sub>MIN</sub> , T <sub>MAX</sub>			±300	I	III	μΑ
I <sub>s+en</sub>	Positive Supply Current	25°C		8.4	10	I	I	mA
	Enabled	T <sub>MIN</sub> , T <sub>MAX</sub>			11	I	Ш	mA
I <sub>s+dis</sub>	Positive Supply Current	25°C		4.7	6	I	I	mA
	Disabled	T <sub>MIN</sub> , T <sub>MAX</sub>			7	I	111	mA
I <sub>s-en</sub>	Negative Supply Current	25°C		13.0	17	I	I	mA
	Enabled	T <sub>MIN</sub> , T <sub>MAX</sub>			18	I	Ш	mA
I <sub>s-dis</sub>	Negative Supply Current	25°C		5.0	6.5	I	I	mA
	Disabled	T <sub>MIN</sub> , T <sub>MAX</sub>			6.5	1	Ш	mA

## Fast, High Voltage Comparator with Transparent Latch


#### AC Electrical Characteristics V<sub>S</sub> = ±15V, T<sub>A</sub> = 25°C


Parameter	Description	Min	Тур	Max	Test	Units	
Parameter					EL2018	EL2018C	Omus
T <sub>pd</sub>	Propagation Delay, 5 mV Overdrive		20	40	I	III	ns
Ts	Setup Time		6	12	I	Ш	ns
Th	Hold Time		-2	0	I	Ш	ns
Tun	Unlatch Time		23	40	I	Ш	ns
T <sub>mpw</sub>	Minimum Clock Pulse Width		12		V	٧	ns
Ten	Output 3-State Enable Delay		40	70	I	ш	ns
T <sub>dis</sub>	Output 3-State Disable Delay		150	300	I	ш	ns


Note 1:  $V_{OUT} = 1.4V$ . Note 2:  $V_{CM} = 12V$  to -12V. Note 3:  $V_S = \pm 5V$  to  $\pm 15V$ .


Note 4: The maximum power dissipation depends on package type, ambient temperature and heat sinking. See the Typical Performance curves for more details.


### **Typical AC Performance Curves**


















## Fast, High Voltage Comparator with Transparent Latch


### Typical AC Performance Curves - Contd.


















### Fast, High Voltage Comparator with Transparent Latch


### Typical Performance Curves - Contd.


















### Fast, High Voltage Comparator with Transparent Latch

#### **Block Diagram**



#### **Function Table**

	Inputs (time n – 1)		- 1				Notes	Output
+ IN	-IN	<del>cs</del>	LE					
+	_	L	L	н	Normal Comparator Operation	н		
_	+	L	L	L		L		
+	_	н	L	н	Internal Normal Comparator Operation	High Z		
_	+	н	L	L	Output Power Down Mode	High Z		
x	х	L	Н	Qn-1	Data Retained in Latch	Qn-1		
x	x	н	н	Qn-1	Data Retained in Latch Power Down Mode	High Z		

### **Application Hints**

#### **Device Overview**

The EL2018 is the first comparator of its kind. It is capable of 24V differential signals, yet has excellent accuracy, linearity and voltage gain. It even has a 3-state output feature that reduces the power supply currents 50% when the output is disabled, yet the input stage and latch remain active. This extremely fast and accurate device is built with the proprietary Elantec Complementary Bipolar Dielectric Isolation Process, which is immune to power sequencing and latch up problems.

#### **Power Supplies**

The EL2018 will work with  $\pm 5V$  to  $\pm 18V$  supplies or any combination between (Example + 12V and -5V). The supplies should be well by-

passed with good high frequency capacitors (0.1  $\mu$ F monolithic ceramic recommended) close to the power supply leads. Good ground plane construction techniques enhance stability, and the lead from pin 1 to ground should be short.

#### Front End

The EL2018 uses schottky diodes to make a "bullet proof" front end with very low input bias currents, even if the two inputs are tied to very large differential voltages ( $\pm 24$ V). The transfer function of the EL2018 is linear, and the output is stable when in the linear region.

The large common mode range ( $\pm 12V$  minimum) and differental voltage handling ability ( $\pm 24V$  min.) of the device make it useful in ATE applications without the need for an input attenuator with its associated delay.

Fast, High Voltage Comparator with Transparent Latch

#### Application Hints - Contd.

#### Recovery from Large Overdrives

Timing accuracy is excellent for all signals within the common mode range of the device ( $\pm 12V$  with  $\pm 15V$  supply). When the common mode range is exceeded the input stage will saturate, input bias currents increase and it may take as much as 200 ns for the device to recover to normal operation after the inputs are returned to the common mode range. If signals greater than the common mode range of the device are anticipated, the inputs should be diode clamped to remain within the common mode range of the device.

#### **Input Slew Rate**

All comparators have input slew rate limitations. The EL2018 operates normally with any input slew rate up to 300 V/ $\mu$ s. Input signal slew rates over 300 V/ $\mu$ s induce offset voltages of 5 mV to 20 mV. This induced offset voltage settles out in about 20 ns, 20 times faster than previous high voltage comparators.

#### Latch

The EL2018 contains a "transparent" latch. A "transparent" latch acts as an amplifier when the LE input is low and it "latches" and holds the value it had just before the LE transition from low to high.

It is possible to make an oscillation resistant design by putting a short duration "0" on the LE input whenever you wish to make a comparison. This gates the comparator on only for a brief instant, long enough to compare, but not long enough to oscillate. The minimum duration of this pulse is specified by the minimum clock width parameter in the AC electrical tables.

The  $\overline{\text{CS}}$  input may be left floating and still produce a guaranteed logic "0" input (active). Floating the LE input will normally produce a logic "0" input also, but operation is not guaranteed.

Proper RF technique suggests that these inputs be grounded or pulled to ground if they are not used.

#### **Output Stage**

The output stage of the EL2018 is a pair of complementary emitter followers operating as a linear amplifier. This makes the output stage of the EL2018 glitch free, and improves accuracy and stability when operating with small signals.

#### 3-State Output, Power Saving Feature

The EL2018 has an output stage which can be put into a high impedance "3-state" mode. When it is in this mode, the input stage and latch remain active, yet the device dissipates only 50% of the power used when the output is active. This has advantages in a large ATE system where there may be 1000 comparators, but only 10% are in use at any one time.

Due to the power saving feature and linear output stage, the EL2018 does not have a standard TTL 3-state output stage. As such one must be careful when using the 3-state feature with devices other than other EL2018's or EL2019's. When operating from  $\pm 15 \mathrm{V}$  supplies the 3-state feature is compatible with all TTL families, however CMOS families may conflict on high outputs. Since the output stage of the EL2018 turns on faster than it turns off, a  $50\Omega$  to  $100\Omega$  resistor in series with the output will limit fault currents between devices with minimum impact on logic drive capability.

#### **System Design Considerations**

The most common problem users have with high speed comparators is oscillations due to output to input feedback. This can be avoided by using a ground plane, proper supply bypassing, and routing the inputs and outputs away from each other. Since the EL2018 has a gain bandwidth product of about 40 GHz, layout and bypassing are important to a successful system design. A unique alternative to the EL2018 is the EL2019, with its edge triggered master/slave flip flop.


#### **Device Functions**

The various operating states of the EL2018 are described in the function table on page 7.


## Fast, High Voltage Comparator with Transparent Latch

### **Typical Applications**

Using the Power Down/
3-State Feature




Series Resonant Crystal Oscillator




2018-

Using the EL2018 in the Transparent Mode (Latch Not Used)



A Wide Input Range Window Comparator




 $V_{IN}$  Range + 12V to - 12V with  $V_S = \pm 15V$ 


2018-7

### Fast, High Voltage Comparator with Transparent Latch

### **Equivalent Schematic**



### **Burn-In Circuit**



Pin numbers are for DIP packages. All packages use the same schematic.

(luip!

2018-12

# EL2018D'Die

## Fast, High Voltage Comparator with Transparent Latch

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Supply Voltage

 $\pm$  18V

Input Voltage

 $+V_S$  to  $-V_S$ 

VIN Differential Input Voltage

Limited Only by
Power Supplies

Input Current

±10 mA

Input Current

±5 mA

Maximum Junction Temperature

175°C

#### portant Note

AC electrical characteristics, refer to the typical electrical ble and performance curves in the package data sheet. These paracteristics are guaranteed but not tested in die form. Unless herwise noted, all tests are pulsed tests, therefore  $T_J = T_C = T_A$ .


Level

Test Procedure

100% production tested in wafer form.

See remarks under Electrical Testing

in the General Die section.



### **DC Electrical Characteristics** $V_S = \pm 15V$ , $T_A = 25$ °C

Parameter	Description	Min	Тур	Max	Test Level	Units
V <sub>OS</sub>	Input Offset Voltage (Note 1) $V_{CM} = 0V, V_{OS} = 1.4V$		1	3	1	mV
IB	Input Bias Current V <sub>CM</sub> = 0V, pin 2 or 3		100	300	I	nA
I <sub>OS</sub>	Input Offset Current V <sub>CM</sub> = 0V		30	150	I	nA
CMRR	Common Mode Rejection Ratio (Note 2)	85	105		I	dB
PSRR	Power Supply Rejection Ratio (Note 3)	85	100		I	dB
V <sub>CM</sub>	Common Mode Input Range	±12	±13		I	v
A <sub>V</sub>	Voltage Gain VOUT = 0.8V to 2.0V	15	40		Í	V/mV
V <sub>OL</sub>	Output Voltage Logic Low IOL = 0 mA to 8 mA	-0.05	0.15	0.4	1	v
v <sub>oн</sub>	Output Voltage Logic High $V_S = \pm 15V$	3.5	4	4.5	I	v
	$V_S = \pm 5V$	2.7	3	3.3	I	v



Fast, High Voltage Comparator with Master Slave Flip-Flop

#### Features

- Comparator cannot oscillate
- Fast response—5 ns data to clock setup, 20 ns clock to output
- Wide input differential voltage range—24V on ±15V supplies
- Wide input common mode voltage range—±12V
- Precision input stage—
   V<sub>OS</sub> = 1.5 mV
- Low input bias current-100 nA
- Low input offset current—30 nA
- $\pm 4.5$ V to  $\pm 18$ V supplies
- 3 State TTL compatible output
- No supply current glitch during switching
- 103 dB voltage gain (Low input uncertainty ≈ 30 μV)
- 50% power reduction in shutdown mode
- Input and flip-flop remain active in shutdown mode

### Applications

- Analog to digital converters
- ATE pin receiver
- Zero crossing detector
- Window detector
- "Go/no-go" detector

### **Ordering Information**

Part No.	Temp. Range	Pkg.	Outline#
EL2019CH	0°C to +75°C	TO-99	MDP0004
EL2019CJ	0°C to +75°C	CerDIP	MDP0010
EL2019CN	0°C to +75°C	P-DIP	MDP0006
EL2019H	-55°C to +125°C	TO-99	MDP0004
EL2019H/883B	-55°C to +125°C	TO-99	MDP0004
EL2019J	-55°C to +125°C	CerDIP	MDP0010
EL2019J/883B	-55°C to +125°C	CerDIP	MDP0010


#### General Description

The EL2019 offers a new feature previously unavailable in a comparator before—a master/slave edge triggered flip-flop. The comparator output will only change output state after a positive going clock edge is applied. Thus the output can't feed back to the input and cause oscillation. Manufactured with Elantec's proprietary Complementary Bipolar process, this device uses fast PNP and NPN transistors in the signal path. A unique circuit design gives the inputs the ability to handle large common mode and differential mode signals, yet retain high speed and excellent accuracy. Careful design of the front end insures speed and accuracy when operating with a mix of small and large signals. The three-state output stage is designed to be TTL compatible for any power supply combination, yet it draws a constant current and does not generate current glitches. When the output is disabled, the supply current consumption drops by 50%, but the input stage and master slave flip-flop remain active.


Elantec facilities comply with MIL-I-45208A and other applicable quality specifications. For information on Elantec's military processing, see *Elantec's Military Processing-Monolithic Products*.

### **Connection Diagrams**

TO-99 Metal Can



8-Pin CerDIP 8-Pin Plastic DIP



### Fast, High Voltage Comparator with Master Slave Flip-Flop

### Absolute Maximum Ratings (TA = 25°C)

		_			
$v_s$	Supply Voltage	±18V	Io	Continuous Output Current	25 mA
$v_{in}$	Input Voltage	$+V_S$ to $-V_S$	$T_{\mathbf{A}}$	Operating Temperature Range	
$\Delta V_{IN}$	Differential Input Voltage	Limited only by		EL2019	-55°C to +125°C
		Power Supplies		EL2019C	0°C to +75°C
$I_{IN}$	Input Current (Pins 1, 2 or 3)	$\pm10~\mathrm{mA}$	$\mathbf{T}_{\mathbf{J}}$	Operating Junction Temperature	
I <sub>INS</sub>	Input Current (Pins 5 or 6)	$\pm 5  \mathbf{mA}$	·	Ceramic DIP Package,	
$P_{\mathbf{D}}$	Maximum Power Dissipation (1	Note 3 - See Curves)		Metal Can Package	175°C
	CerDIP	1.5W		Plastic DIP Package	150°C
	Metal Can	1.0W	$T_{ST}$	Storage Temperature	-65°C to +150°C
	Plastic DIP	1.25W	-	Lead Temperature	
IOP	Peak Output Current	50 mA		(Soldering, 5 seconds)	300°C

#### Important Note:

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefore  $T_J = T_C = T_A$ .

Control of the Contro				
Test Level Te	P			
rest Level 1e	st Procedure			
1 100	Of manducation tented .	and QA sample tested	man OA tank mlan O	CVAGGG
4 200	1/0 hronnenou reseen 9	mn Aw sambie resten	her Aw rear high A	LAUUUZ.
**				
II 100	% production tested a	$tT_A = 25^{\circ}C$ and $OAs$	ample tested at T 🗚	= 25℃
	<b>F</b>	A		,
<b>小</b> _	AX and TMIN per QA	Sant miner OCYDODO		
*10	IXX and 1 MIN her Au	test plan Quavous.		
III OA	sample tested per OA	test plan OCK0002	and the second s	
		con brun & orroads.		
IV Pa				
AV PR	rameter is guaranteed (	but not tested) by Desi	ign and Characteriza	ition Data.
			_	
V Pa	rometer is tunical value	eat $T_A = 25^{\circ}C$ for info	emation nursoses of	a lar

### DC Electrical Characteristics $v_S = \pm 15V$ , unless otherwise specified

Parameter	Description	Temp	Limits			Test	Units	
1 drumeter	Bescription	Temp	Min	Тур	Max	EL2019	EL2019C	Omis
vos	Input Offset Voltage	25°C		1.5	5	I	I	mV
	V <sub>CM</sub> = 0V, V <sub>O</sub> Transition Point	T <sub>MIN</sub> , T <sub>MAX</sub>			7	I	III	mV
IB	Input Bias Current	25°C		±100	±300	I	I	nA
	$V_{CM} = 0V$ , Pin 2 or 3	T <sub>MIN</sub> , T <sub>MAX</sub>			± 500	I	Ш	nA
Ios	Input Offset Current	25°C		30	150	I	I	nA
	$V_{CM} = 0V$	T <sub>MIN</sub> , T <sub>MAX</sub>			250	I	Ш	nA
CMRR	Common Mode Rejection Ratio (Note 1)	25°C	75	90		I	1	dB
PSRR	Power Supply Rejection Ratio (Note 2)	25°C	75	95		I	1	dB
V <sub>CM</sub>	Common Mode Input	25°C	±12	±13		I	I	v
	Range	T <sub>MIN</sub> , T <sub>MAX</sub>	± 12			I	Ш	v
Vuncer	Input Uncertainty Range			30		V	V	μV/RMS
V <sub>OL</sub>	Output Voltage Logic Low	25°C	-0.05	0.15	0.4	I	I	v
	$I_{OL} = 8 \text{ mA} \text{ and } I_{OL} = 0 \text{ mA})$	T <sub>MIN</sub> , T <sub>MAX</sub>	-0.1		0.4	I	Ш	v
V <sub>OH</sub>	Output Voltage Logic High							
	$V_S = \pm 15V$	25°C	3.5	4.0	4.65	I	I	V
	$V_S = \pm 15V$	T <sub>MIN</sub> , T <sub>MAX</sub>	3.5		4.65	I	Ш	V
	$V_S = \pm 5V$	25°C	2.4			I	I	v
	$V_S = \pm 5V$	T <sub>MIN</sub>	2.4			I	Ш	v
	$V_S = \pm 5V$	T <sub>MAX</sub>	2.4			I	Ш	v

# Fast, High Voltage Comparator with Master Slave Flip-Flop

#### DC Electrical Characteristics $V_S = \pm 15V$ , unless otherwise specified — Contd.

Parameter	Description	Temp	Limits			Test	Units	
			Min	Тур	Max	EL2019	EL2019C	Units
V <sub>ODIS1</sub>	$V_{OUT}$ Range, Disabled, $I_{OL} = -1$ mA							
	$V_S = \pm 15V$	25°C	4.65			I	I	v
	$V_S = \pm 15V$	T <sub>MIN</sub> , T <sub>MAX</sub>	4.65			1	III	v
	$V_S = \pm 5V$	25°C		3.65		V	V	v
V <sub>ODIS2</sub>	$V_{OUT}$ Range, Disabled, $I_{OL} = +1$ mA $V_{S} = \pm 5V$ to $+15V$	All	-0.3	-1		1	п	v
V <sub>INH</sub>	Clock or CS Inputs	25°C	2			I	1	v
	Logic High Input Voltage	T <sub>MIN</sub> , T <sub>MAX</sub>	2			I	Ш	v
I <sub>IN</sub>	Clock or CS Inputs Logic Input Current VIN = 0V and VIN = 5V	25°C			± 200	I	I	μΑ
		T <sub>MIN</sub> , T <sub>MAX</sub>			± 300	1	ш	μА
V <sub>INL</sub>	Clock or CS Inputs Logic Low Input Voltage	25°C			0.8	1	I	v
		T <sub>MIN</sub> , T <sub>MAX</sub>			0.8	1	III	v
I <sub>S+EN</sub>	Positive Supply Current Enabled	25°C		8.8	11	I	I	mA
		T <sub>MIN</sub> , T <sub>MAX</sub>			12	I	п	mA
I <sub>S+DIS</sub>	Positive Supply Current Disabled	25°C		4.9	6	1	I	mA
		T <sub>MIN</sub> , T <sub>MAX</sub>			7	1	п	mA
I <sub>S-EN</sub>	Negative Supply Current Enabled	25°C		14.5	17	I	I	mA
		T <sub>MIN</sub> , T <sub>MAX</sub>			18	1	11	mA
I <sub>S-DIS</sub>	Negative Supply Current Disabled	25°C		6.4	8.0	I	I	mA
		T <sub>MIN</sub> , T <sub>MAX</sub>			8.0	I	11	mA

### AC Electrical Characteristics $V_S = \pm 15V$ , $T_A = 25^{\circ}C$

Parameter	Description	Limits			Test	Units	
		Min	Тур	Max	EL2019	EL2019C	
TS	Setup Time 5 mV Overdrive		12	20	I	п	ns
T <sub>H</sub>	Hold Time		-3	0	I	п	ns
TOPOUT	Clock to Output Delay		20	25	I	П	ns
TOPMIN	Minimum Clock Width		7		V	V	ns
T <sub>EN</sub>	Output 3-State Enable Delay		40	70	. 1	11	ns
T <sub>DIS</sub>	Output 3-State Disable Delay		150	300	1	11	ns


Note 1:  $V_{CM} = +12V$  to -12V.


Note 2:  $V_S = \pm 5V$  to  $\pm 15V$ .


Note 3: The maximum power dissipation depends on package type, ambient temperature and heat sinking. See the Typical Performance curves for more details.


# Fast, High Voltage Comparator with Master Slave Flip-Flop


### **Typical AC Performance Curves**


















### Fast, High Voltage Comparator with Master Slave Flip-Flop


### Typical AC Performance Curves - Contd.


















## Fast, High Voltage Comparator with Master Slave Flip-Flop


### Typical AC Performance Curves - Contd.


















## Fast, High Voltage Comparator with Master Slave Flip-Flop


### Typical AC Performance Curves - Contd.












### Fast, High Voltage Comparator with Master Slave Flip-Flop

#### **Timing Diagram**




Note: Since the hold time is negative the input is a don't care at the clock time. This ensures that clock noise will not affect the measurement.

2019-8

2019-7

#### **Block Diagram**



**Function Table** 

Internal Inputs Output (Time n) Notes (Time n-1) Q (Time n) CS CLK +IN-INн **Normal Comparator Operation** L н + L With "D" Flip-Flop High Z н н **Normal Comparator Operation** + н L With "D" Flip-Flop; Power Down Mode High Z x Qn-1Data Retained in Flip-Flop Qn-1X L  $Q_{n-1}$ L Qn-1Data Retained in Flip-Flop х Х L L Data Retained in Flip-Flop Qn-1x х On-1High Z х  $\mathbf{x}$ н н Qn-1Data Retained in Flip-Flop, Output Power Down Mode Data Retained in Flip-Flop, High Z  $\mathbf{x}$ х Н L Qn-1Output Power Down Mode Data Retained in Flip-Flop, High Z х н Qn-1X Output Power Down Mode

### Fast, High Voltage Comparator with Master Slave Flip-Flop

#### **Application Hints**

#### **Device Overview**

The EL2019 is the first comparator of its kind. It is capable of 24V differential signals, yet has excellent accuracy, linearity and voltage gain. The EL2019 has an internal master/slave flip-flop between the input and output. It even has a 3-state output feature that reduces the power supply currents 50% when the output is disabled, yet the input stage and latch remain active. This extremely fast and accurate device is built with the proprietary Elantec Complementary Bipolar Process, which is immune to power sequencing and latch up problems.

#### Power Supplies

The EL2019 will work with  $\pm 5V$  to  $\pm 18V$  supplies or any combination between (Example +12V and -5V). The supplies should be well bypassed with good high frequency capacitors (0.01  $\mu$ F monolithic ceramic recommended) within  $\frac{1}{4}$  inch of the power supply leads. Good ground plane construction techniques improve stability, and the lead from pin 1 to ground should be short.

#### Front End

The EL2019 uses schottky diodes to make a "bullet proof" front end with very low input bias currents, even if the two inputs are tied to very large differential voltages (±24V).

The large common mode range ( $\pm 12V$  minimum) and differential voltage handling ability ( $\pm 24V$  min.) of the device make it useful in ATE applications without the need for an input attenuator with its associated delay.

### Recovery from Large Overdrives

Timing accuracy is excellent for all signals within the common mode range of the device ( $\pm 12V$  with  $\pm 15V$  supply). When the common mode range is exceeded the input stage will saturate, input bias currents increase and it may take as much as 200 ns for the device to recover to normal operation after the inputs are returned to the common mode range. If signals greater than the common mode range of the device are anticipated, the inputs should be diode clamped to remain within the common mode range of the device, or

the supply voltage be raised to encompass the input signal in the common mode range.

#### Input Slew Rate

All comparators have input slew rate limitations. The EL2019 operates normally with any input slew rate up to 300 V/ $\mu$ s. Input signal slew rates over 300 V/ $\mu$ s induce offset voltages of 5 mV to 20 mV. This induced offset voltage settles out in about 20 ns, 20 times faster than previous high voltage comparators. This shows up as an increased set-up time.

#### Master Slave Flip-Flop

The built-in Master/Slave Flip-Flop only allows the output to change when a positive edge is received on the clock input. This feature has some major benefits to the user. First, the device cannot oscillate due to feedback from the output to the inputs. Second, the device must make a decision when it receives a clock input, and the difference between deciding on a "0" or a "1" is limited only by the input circuit noise, both internal and external to the EL2019. With low impedance sources and a good layout this uncertainty can be less than 30 μV/RMS. Since a 30 μV change on the input can cause a 4V change on the output this works out to an effective gain of 103 dB, more than adequate for a 16-bit analog to digital converter.

The hold time of the EL2019 is worst case 0 ns, and typically -3 ns. This means that the analog signal is sampled typically 3 ns before the clock time and, worst case, concurrent with the clock.

The EL2019 is sensitive to a large clock edge rates. More than a 500 V/ $\mu$ s edge rate at the clock input will induce V<sub>OS</sub> shifts, reduce PSRR, and cause the device to operate incorrectly at low temperatures and low supply voltages. A good method to control the clock edge rate is to place a resistor in series and a capacitor to ground in parallel with the clock input. Generally, any time constant 10 ns or greater will suffice.

Elantec tests the EL2019 with a nominal 20 ns time constant, using a series  $330\Omega$  resistor and 61 pF of capacitance to ground (including strays). All clocks are generated by Schottky TTL and have a 0.25V to 3.5V swing.

### Fast, High Voltage Comparator with Master Slave Flip-Flop

#### Application Hints - Contd.

#### **Output Stage**

The output stage of the EL2019 is a pair of complementary emitter followers operating as a linear amplifier. This makes the output stage of the EL2019 glitch free, and improves accuracy and stability when operating with small signals.

#### 3-State Output, Power Saving Feature


The EL2019 has an output stage which can be put into a high impedance "3-state" mode. When it is in this mode, the input stage and latch remain active, yet the device dissipates only 50% of the power used when the output is active. This has advantages in large ATE systems where there may be 1000 comparators, but only 10% are in use at any one time.

The EL2019 will work properly with the chip select input (pin 5) floating, however, good R.F. technique would be to ground this input if it is not used.


Due to the power saving feature and linear output stage, the EL2019 does not have a standard TTL 3-state output stage. As such one must be careful when using the 3-state feature with devices other than other EL2018's or EL2019's. When operating from  $\pm15\mathrm{V}$  supplies the 3-state feature is compatible with all TTL families, however CMOS families may conflict on high outputs. Since the output stage of the EL2019 turns on faster than it turns off, a  $50\Omega$  to  $100\Omega$  resistor in series with the output will limit fault currents between devices with minimum impact on logic drive capability.

### **Typical Applications**


A Wide Input Range Window Comparator



The EL2019 makes an excellent comparator in most analog to digital converters, due to its high gain and fast response. Most 2504 based A to D designs can be modified to use the EL2019 simply by using an inverted clock to the EL2019 as shown below. This results in improved performance due to less jitter of the transition voltages.



Using the Power Down/ 3-State Feature




2019-10

2019~11

2019-12


## Fast, High Voltage Comparator with Master Slave Flip-Flop

#### **Burn-In Circuit**



Pin numbers are for DIP packages. All packages use the same schematic.

### **Equivalent Schematic**



# EL2019D Die

### Fast, High Voltage Comparator with Master Slave Flip-Flop

Absolute Maximum Ratings (TA = 25°C)

Vs. Supply Voltage

V<sub>IN</sub> Input Voltage  $+V_S$  to  $-V_S$ 

Limited Only by Differential Input Voltage  $\Delta V_{IN}$ 

Power Supplies

±10 mA Input Current In

±5 mA Input Current IINS


Maximum Junction Temperature TJ AC electrical characteristics, refer to the typical electrical

able and performance curves in the package data sheet. These aracteristics are guaranteed but not tested in die form. Unless

therwise noted, all tests are pulsed tests, therefore  $T_J = T_C = T_A$ .

**Test Procedure** 100% production tested in wafer form. See remarks under Electrical Testing

in the General Die section.



DIE SIZE: 97 x 62 MILS

#### DC Electrical Characteristics $V_S = \pm 15V$ , $T_A = 25^{\circ}C$ , unless otherwise specified

175°C

Parameter	Description	Min	Тур	Max	Test Level	Units
Vos	Input Offset Voltage (Note 1) $V_{CM} = 0V, V_{OS} = 1.4V$		1.5	5	I	mV
IB	Input Bias Current V <sub>CM</sub> = 0V, pin 2 or 3		100	300	1	nA
I <sub>OS</sub>	Input Offset Current V <sub>CM</sub> = 0V		30	150	I	nA
CMRR	Common Mode Rejection Ratio (Note 2)	75	105		I	dB
PSRR	Power Supply Rejection Ratio (Note 3)	75	100		I	dB
V <sub>CM</sub>	Common Mode Input Range	±12	±13		I	v
V <sub>OL</sub>	Output Voltage Logic Low IOL = 0 mA to 8 mA	-0.05	0.15	0.4	I	v
V <sub>OH</sub>	Output Voltage Logic High $V_S = \pm 15V$ $V_S = \pm 5V$	3.5 2.4	4	4.65	I	v v