

## FEATURES

- **Guaranteed** low offset voltage
 

LT1002A	60 $\mu$ V max
LT1002	100 $\mu$ V max
- **Guaranteed** offset voltage match
 

LT1002A	40 $\mu$ V max
LT1002	80 $\mu$ V max
- **Guaranteed** low drift
 

LT1002A	0.9 $\mu$ V/ $^{\circ}$ C max
LT1002	1.3 $\mu$ V/ $^{\circ}$ C max
- **Guaranteed** CMRR
 

LT1002A	110dB min
LT1002	110dB min
- **Guaranteed** channel separation
 

LT1002A	132dB min
LT1002	130dB min
- **Guaranteed** matching characteristics
- Low noise 0.35 $\mu$ V p-p

## APPLICATIONS

- Thermocouple Amplifiers
- Strain Gauge Amplifiers
- Low level signal processing
- Medical instrumentation
- Precision dual limit threshold detection
- Instrumentation amplifiers


## DESCRIPTION

The LT1002 dual, matched precision operational amplifiers combine excellent individual amplifier performance with tight matching and temperature tracking between amplifiers.


In the design, processing, and testing of the device, particular attention has been paid to the optimization of the entire distribution of several key parameters and their matching. Consequently, the specifications of even the low cost commercial grade (the LT1002C) have been spectacularly improved compared to presently available devices.

Essentially, the input offset voltage of all units is less than 80 $\mu$ V, and matching between amplifiers is consistently better than 60 $\mu$ V (see distribution plot below). Input bias and offset currents, channel separation, common mode and power supply rejections of the LT1002C are all specified at levels which were previously attainable only on very expensive, selected grades of other dual devices. Power dissipation is nearly halved compared to the most popular precision duals, without adversely affecting noise or speed performance. A by-product of lower dissipation is decreased warm-up drift. For even better performance in a single precision op amp, refer to the LT1001 data sheet. A bridge signal conditioning application is shown below. This circuit illustrates the requirement for both excellent matching and individual amplifier specifications.

Strain Gauge Signal Conditioner With Bridge Excitation



Distribution of Offset Voltage Match



**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (Note 6) . . . . .  $\pm 22V$   
 Differential Input Voltage . . . . .  $\pm 30V$   
 Input Voltage Equal to Supply Voltage  
 Output Short Circuit Duration . . . . . Indefinite  
 Operating Temperature Range  
   LT1002AM/LT1002M . . . . .  $-55^{\circ}C$  to  $125^{\circ}C$   
   LT1002AC/LT1002C . . . . .  $0^{\circ}C$  to  $70^{\circ}C$   
 Storage Temperature Range  
   All Grades . . . . .  $-65^{\circ}C$  to  $150^{\circ}C$   
 Lead Temperature (Soldering, 10 sec.) . . . . .  $300^{\circ}C$

**PACKAGE/ORDER INFORMATION**

<p>J PACKAGE 14 PIN HERMETIC</p> <p>N PACKAGE 14 PIN PLASTIC</p> <p><b>NOTE:</b> Device may be operated even if insertion is reversed; this is due to inherent symmetry of pin locations of amplifiers A and B. (Note 6)</p>	<p>ORDER PART NO.</p>	<p>OFFSET VOLTAGE MAX at <math>25^{\circ}C</math></p>
	<p>LT1002AMJ LT1002MJ LT1002ACJ LT1002CJ LT1002ACN LT1002CN</p>	<p><math>60\mu V</math> <math>100\mu V</math> <math>60\mu V</math> <math>100\mu V</math> <math>60\mu V</math> <math>100\mu V</math></p>

**ELECTRICAL CHARACTERISTICS, INDIVIDUAL AMPLIFIERS**

$V_S = \pm 15V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	LT1002AM/LT1002AC			LT1002M/LT1002C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	Note 1		20	60		25	100	$\mu V$
$\frac{\Delta V_{OS}}{\Delta \text{Time}}$	Long Term Input Offset Voltage Stability	Notes 2 and 3		0.3	1.5		0.4	2.0	$\mu V/\text{month}$
$I_{OS}$	Input Offset Current			0.3	2.8		0.4	4.2	nA
$I_B$	Input Bias Current			$\pm 0.6$	$\pm 3.0$		$\pm 0.7$	$\pm 4.5$	nA
$e_n$	Input Noise Voltage	0.1Hz to 10Hz (Note 2)		0.35	0.7		0.38	0.75	$\mu V_{P-P}$
$e_n$	Input Noise Voltage Density	$f_o = 10\text{Hz}$ (Note 5) $f_o = 1000\text{Hz}$ (Note 2)		10.3 9.6	20.0 11.5		10.5 9.8	20.0 12.0	$nV/\sqrt{Hz}$
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 2k\Omega$ , $V_o = \pm 12V$ $R_L \geq 1k\Omega$ , $V_o = \pm 10V$	400 250	800 500		350 220	800 500		V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	110	126		110	126		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 18V$	108	123		105	123		dB
$R_{in}$	Input Resistance Differential Mode	Note 4	20	100		13	80		$M\Omega$
	Input Voltage Range		$\pm 13$	$\pm 14$		$\pm 13$	$\pm 14$		V
$V_{OUT}$	Maximum Output Voltage Swing	$R_L \geq 2k\Omega$ $R_L \geq 1k\Omega$	$\pm 13$ $\pm 12$	$\pm 14$ $\pm 13.5$		$\pm 13$ $\pm 12$	$\pm 14$ $\pm 13.5$		V
SR	Slew Rate	$R_L \geq 2k\Omega$ (Note 4)	0.1	0.25		0.1	0.25		V/ $\mu S$
GBW	Gain Bandwidth Product	Note 4	0.4	0.8		0.4	0.8		MHz
$P_d$	Power Dissipation per amplifier	No load No load, $V_S = \pm 3V$	46 4	75 7		48 4	85 8		mW

# ELECTRICAL CHARACTERISTICS, INDIVIDUAL AMPLIFIERS

$V_s = \pm 15V, -55^\circ C \leq T_A \leq 125^\circ C$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	LT1002AM			LT1002M			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	Note 1	●	30	150	45	230	$\mu V$	
$\frac{\Delta V_{OS}}{\Delta T_{emp}}$	Average Input Offset Voltage Drift		●	0.2	0.9	0.3	1.3	$\mu V/^\circ C$	
$I_{OS}$	Input Offset Current		●	0.8	5.6	1.2	8.5	nA	
$I_B$	Input Bias Current		●	$\pm 1.0$	$\pm 6.0$	$\pm 1.5$	$\pm 9.0$	nA	
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 2k\Omega, V_o = \pm 10V$	●	300	700	200	700	V/mV	
$CMRR$	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	●	106	122	104	120	dB	
$PSRR$	Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 18V$	●	102	117	96	117	dB	
	Input Voltage Range		●	$\pm 13$	$\pm 14$	$\pm 13$	$\pm 14$	V	
$V_{OH}$	Output Voltage Swing	$R_L \geq 2k\Omega$	●	$\pm 12.5$	$\pm 13.5$	$\pm 12.0$	$\pm 13.5$	V	
$P_D$	Power Dissipation per amplifier	No load	●	55	90	60	100	mW	

$V_s = \pm 15V, 0^\circ C \leq T_A \leq 70^\circ C$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	LT1002AC			LT1002C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{OS}$	Input Offset Voltage	Note 1	●	20	100	30	160	$\mu V$	
$\frac{\Delta V_{OS}}{\Delta T_{emp}}$	Average Input Offset Voltage Drift		●	0.2	0.9	0.3	1.3	$\mu V/^\circ C$	
$I_{OS}$	Input Offset Current		●	0.5	4.2	0.6	5.7	nA	
$I_B$	Input Bias Current		●	$\pm 0.7$	$\pm 4.5$	$\pm 1.0$	$\pm 6.0$	nA	
$A_{VOL}$	Large Signal Voltage Gain	$R_L \geq 2k\Omega, V_o = \pm 10V$	●	350	750	250	750	V/mV	
$CMRR$	Common Mode Rejection Ratio	$V_{CM} = \pm 13V$	●	108	124	106	123	dB	
$PSRR$	Power Supply Rejection Ratio	$V_S = \pm 3V$ to $\pm 18V$	●	105	120	100	120	dB	
	Input Voltage Range		●	$\pm 13$	$\pm 14$	$\pm 13$	$\pm 14$	V	
$V_{OH}$	Output Voltage Swing	$R_L \geq 2k\Omega$	●	$\pm 12.5$	$\pm 13.8$	$\pm 12.5$	$\pm 13.8$	V	
$P_D$	Power Dissipation per amplifier	No load	●	50	85	55	90	mW	

● denotes the specifications which apply over the full operating temperature range.

For MIL-STD components, please refer to LTC 883C data sheet for test conditions and parameters.

Note 1: Offset voltage measured with high speed test equipment, approximately 1 second after power is applied.

Note 2: This parameter is tested on a sample basis only.

Note 3: Long Term Input Offset Voltage Stability refers to the averaged trend line of  $V_{OS}$  versus Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 operating days are typically  $2.5\mu V$ .

Note 4: Parameter is guaranteed by design.

Note 5: 10Hz noise voltage density is sample tested on every lot. Devices 100% tested at 10Hz are available on request.

Note 6: The  $V+$  supply terminals are completely independent and may be powered by separate supplies if desired (this approach, however, would sacrifice the advantages of the power supply rejection ratio matching). The  $V-$  supply terminals are both connected to the common substrate and must be tied to the same voltage. Both  $V-$  pins should be used.

**MATCHING CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $T_A = 25^\circ C$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	LT1002AM/AC			LT1002M/C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	Input Offset Voltage Match		—	15	40	—	25	80	$\mu V$
$I_B^+$	Average Non-Inverting Bias Current		—	$\pm 0.6$	$\pm 3.5$	—	$\pm 0.7$	$\pm 4.8$	nA
$I_{OS}^+$	Non-Inverting Offset Current		—	0.6	3.5	—	0.7	6.0	nA
$I_{OS}^-$	Inverting Offset Current		—	0.6	3.5	—	0.7	6.0	nA
$\Delta CMRR$	Common Mode Rejection Ratio Match	$V_{CM} = \pm 13V$	110	132	—	108	132	—	dB
$\Delta PSRR$	Power Supply Rejection Ratio Match	$V_S = \pm 3V$ to $\pm 18V$	108	130	—	102	128	—	dB
	Channel Separation	$f \leq 10Hz$ (Note 4)	132	148	—	130	146	—	dB

**MATCHING CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $-55^\circ C \leq T_A \leq 125^\circ C$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	LT1002AM			LT1002M			UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX		
	Input Offset Voltage Match		●	—	50	140	—	60	230	$\mu V$
	Input Offset Voltage Tracking		●	—	0.3	1.0	—	0.4	1.5	$\mu V/^\circ C$
$I_B^+$	Average Non-Inverting Bias Current		●	—	$\pm 1.5$	$\pm 6.0$	—	$\pm 1.8$	$\pm 10.0$	nA
$I_{OS}^+$	Non-Inverting Offset Current		●	—	1.5	6.5	—	1.8	12.0	nA
$I_{OS}^-$	Inverting Offset Current		●	—	1.5	6.5	—	1.8	12.0	nA
$\Delta CMRR$	Common Mode Rejection Ratio Match	$V_{CM} = \pm 13V$	●	106	126	—	102	124	—	dB
$\Delta PSRR$	Power Supply Rejection Ratio Match	$V_S = \pm 3V$ to $\pm 18V$	●	102	122	—	94	120	—	dB


**MATCHING CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $0^\circ C \leq T_A \leq 70^\circ C$ , unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	LT1002AC			LT1002C			UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX		
	Input Offset Voltage Match		●	—	30	85	—	45	150	$\mu V$
	Input Offset Voltage Tracking		●	—	0.3	1.0	—	0.4	1.5	$\mu V/^\circ C$
$I_B^+$	Average Non-Inverting Bias Current		●	—	$\pm 1.0$	$\pm 4.5$	—	$\pm 1.2$	$\pm 7.0$	nA
$I_{OS}^+$	Non-Inverting Offset Current		●	—	1.0	5.0	—	1.2	8.5	nA
$I_{OS}^-$	Inverting Offset Current		●	—	1.0	5.0	—	1.2	8.5	nA
$\Delta CMRR$	Common Mode Rejection Ratio Match	$V_{CM} = \pm 13V$	●	108	130	—	105	128	—	dB
$\Delta PSRR$	Power Supply Rejection Ratio Match	$V_S = \pm 3V$ to $\pm 18V$	●	105	126	—	98	124	—	dB


INDIVIDUAL AMPERAGE IN EACH CHANNEL (AV)

# TYPICAL PERFORMANCE CHARACTERISTICS


**Distribution of Offset Voltage of Individual Amplifiers**




**Distribution of Offset Voltage Drift with Temperature (Individual Amplifiers)**




**Distribution of Offset Voltage Match Drift with Temperature**




**Offset Voltage Drift with Temperature of Six Representative Units**




**Offset Voltage Tracking with Temperature of Six Representative Units**




**Warm-Up Drift**




**Long Term Stability of Four Representative Units**



**0.1Hz to 10Hz Noise**




**Noise Spectrum**




# TYPICAL PERFORMANCE CHARACTERISTICS


**Matching and Individual Amplifier Bias and Offset Currents vs Temperature**




**Input Bias Current Over the Common Mode Range**




**Input Bias Current vs. Differential Input Voltage**




**Open Loop Voltage Gain vs Temperature**




**Open Loop Voltage Gain Frequency Response**




**Gain, Phase Shift vs. Frequency**




**Open Loop Gain Mismatch vs Frequency**



**Closed Loop Output Impedance**




**Power Supply Rejection and PSRR Match vs Frequency**




# TYPICAL PERFORMANCE CHARACTERISTICS


**Channel Separation vs Frequency**




**Common Mode Rejection and CMRR Match vs Frequency**




**Common Mode Limit vs Temperature**




**Supply Current vs. Supply Voltage For Each Amplifier**




**Large Signal Transient Response**



**Maximum Undistorted Output vs. Frequency**




**Small Signal Transient Response**




$A_v = -1, C_L = 50\text{pF}$

**Voltage Follower Overshoot vs Capacitive Load**





**Small Signal Transient Response**



$A_v = +1, C_L = 1000\text{pF}$

## TYPICAL PERFORMANCE CHARACTERISTICS



## APPLICATIONS INFORMATION


The LT1002 dual amplifier may be inserted directly into OP-10, OP207, OP227 sockets with or without removal of external nulling potentiometers.

**Offset Voltage Adjustment** The input offset voltage of the LT1002, and its drift with temperature, are permanently trimmed at wafer testing to a low level. However, if further adjustment of  $V_{OS}$  is necessary, nulling with a 10k or 20k potentiometer will not degrade drift with temperature. Trimming to a value other than zero creates a drift of  $(V_{OS}/300) \mu V/^\circ C$ , e.g. if  $V_{OS}$  is adjusted to  $300 \mu V$ , the change in drift will be  $1 \mu V/^\circ C$ . The adjustment range with a 10k or 20k pot is approximately  $\pm 2.5mV$ . If less adjustment range is needed, the sensitivity and resolution of the nulling can be improved by using a smaller pot in conjunction with fixed resistors. The example has an approximate null range of  $\pm 100 \mu V$ .


In matching applications, both amplifiers can be trimmed to zero, or the offset of one amplifier can be trimmed to match the offset of the other. Offset adjustment, however, slightly degrades the gain, common-mode and power-supply rejection match between the

two op amps. Fortunately, the guaranteed offset voltage match of the LT1002 is very low, in most applications offset adjustment will be unnecessary.

### Standard Adjustment




### Improved Sensitivity Adjustment





# APPLICATIONS INFORMATION

## Test Circuit for Offset Voltage and its Drift with Temperature



This circuit is also used as the burn-in configuration for the LT1002, with supply voltages increased to  $\pm 20V$ ,  $R1 = R3 = 20k$ ,  $R2 = 200\Omega$ ,  $A_V = 100$ .

Unless proper care is exercised, thermocouple effects, caused by temperature gradients across dissimilar metals at the contacts to the input terminals, can exceed the inherent drift of the amplifier. Air currents should be minimized, package leads should be short, the two input leads should be as close together as possible and maintained at the same temperature.


## Channel Separation

This parameter is defined as the ratio of the change in input offset voltage of one amplifier to the change in output voltage of the other amplifier causing the offset change.

At low frequencies the LT1002's channel separation is an almost unmeasurable 148dB. As frequency increases, pin to pin capacitance of the package, between the output of one amplifier and the inputs of the other, becomes dominant. Since these pins are non-adjacent, the capacitance is only 0.02pF. To maintain the LT1002's excellent channel separation at higher frequencies, the socket and PC board capacitances should be minimized.

## 0.1Hz to 10Hz Noise Test Circuit

The device under test should be warmed up for three minutes and shielded from air currents. Turn the device 180° to measure the noise of side B.



(Peak to Peak noise measured in 10 Sec interval)

## Power supplies

The LT1002 is specified over a wide range of power supply voltages from  $\pm 3V$  to  $\pm 18V$ . Operation with lower supplies is possible, down to  $\pm 1.2V$  (two Ni-Cad batteries). However, with  $\pm 1.2V$  supplies, the device is stable only in closed loop gains of +2 or higher (or inverting gain of one or higher).

The  $V+$  supply terminals are completely independent and may be powered by separate supplies if desired (this approach, however, would sacrifice the advantages of the power supply rejection ratio matching). The  $V-$  supply terminals are both connected to the common substrate and must be tied to the same voltage. Both  $V-$  pins should be used.

## APPLICATIONS INFORMATION

**Advantages of Matched Dual Op Amps** In many applications the performance of a system depends on the matching between two operational amplifiers rather than the individual characteristics of the two op amps. Two or three op amp instrumentation amplifiers, tracking voltage references and low drift active filters are some of the circuits requiring matching between two op amps.


The well-known triple op amp configuration illustrates these concepts. Output offset is a function of the difference between the offsets of the two halves of the LT1002. This error cancellation principle holds for a considerable number of input referred parameters in addition to offset voltage and its drift with temperature. Input bias current will be the average of the two non-inverting input currents ( $I_{B^+}$ ). The difference between these two currents ( $I_{OS^+}$ ) is the offset current of the instrumentation amplifier. The difference between the inverting input currents ( $I_{OS^-}$ ) will cause errors flowing through R1, R2, and R3. Common-mode and power supply rejections will be dependent only on the match between the two amplifiers (assuming perfect resistor matching).

The concepts of common mode and power supply rejection ratio match ( $\Delta CMRR$  and  $\Delta PSRR$ ) are best demonstrated with a numerical example:

Assume  $CMRR_A = +1.0\mu V/V$  or 120dB,  
and  $CMRR_B = +0.75\mu V/V$  or 122.5dB,  
then  $\Delta CMRR = 0.25\mu V/V$  or 132dB;  
if  $CMRR_B = -0.75\mu V/V$  which is still 122.5dB,  
then  $\Delta CMRR = 1.75\mu V/V$  or 115dB.

Clearly, the LT1002, by specifying and guaranteeing all of these matching parameters, can significantly improve the performance of matching dependent circuits.

Three Op Amp Instrumentation Amplifier




- Trim R8 for gain
- Trim R9 for DC common mode rejection
- Trim R10 for AC common mode rejection

Typical performance of the instrumentation amplifier:

- Input offset voltage =  $25\mu V$
- Input bias current =  $0.7nA$
- Input resistance =  $200 G\Omega$
- Input offset current =  $0.6nA$
- Input noise =  $0.5\mu V p-p$
- Power bandwidth ( $V_0 = \pm 10V$ ) =  $80kHz$

via 4001

**SCHEMATIC DIAGRAM**





**OPERATIONAL AMPLIFIERS**

**2**

**PACKAGE DESCRIPTION** Dimensions in inches (millimeters) unless otherwise noted.

**14-Lead Cavity DIP (J)**

**14-Lead Molded DIP (N)**



	T <sub>JMAX</sub>	Θ <sub>JA</sub>
LT1002ACN LT1002CN	125°C	100°C/W

	T <sub>JMAX</sub>	Θ <sub>JA</sub>
LT1002ACJ LT1002CJ	125°C	100°C/W
LT1002AMJ LT1002MJ	150°C	100°C/W