

Fast ± 150 mA Power Buffer

PERTURES

- 20MHz Bandwidth
- 75V/us Slew Rate
- Drives \pm 10V into 75Ω
- 5mA Quiescent Current
- **Drives** Capacitive Loads $> 1\mu$ F
- **Current** and Thermal Limit
- Operates from Single Supply ≥ 4.5V

PPPLICATIONS

- Boost Op Amp Output
- Isolate Capacitive Loads
- Drive Long Cables
- Video Amplifiers
- Power Small Motors
- Operate Proportional Actuators
- Operational Power Supply

DESCRIPTION


The LT1010 is a fast, unity-gain buffer that can increase the output capability of existing IC op amps by more than an order of magnitude. This easy-to-use part makes fast amplifiers less sensitive to capacitive loading, reduces thermal feedback in precision dc amplifiers and is recommended for a wide range of fast and slow applications.

Designed to be incorporated within the feedback loop, the buffer can isolate almost any reactive load. Internal operating currents are essentially unaffected by supply or output voltage, accounting for the 4.5V to 40V supply voltage range with unchanged specifications. Single-supply operation is also practical.


This monolithic IC is supplied in three standard power packages: the solid kovar base T0-5 (T0-39), the steel T0-3 and the plastic T0-220. These low thermal resistance packages are an aid in reducing operating junction temperatures. With the T0-3 and T0-220 packages, an option is available to raise quiescent current and improve speed.

In the TO-39 package, the LT1010 can sometimes replace the hybrid LH0002. With the exception of speed it exceeds key specifications and fault protection is vastly better. Further, the lower thermal resistance package and higher maximum operating temperature of the new monolithic circuit allow more usable output.

Isolating Capacitive Loads



Pulse Response





ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage
Continuous Output Current ± 150mA
Continuous Power Dissipation (Note 1)
LT1010MK 5.0W
LT1010CK 4.0W
LT1010CT 4.0W
LT1010MH 3.1W
LT1010CH
Input Current (Note 2) ± 40mA
Operating Junction Temperature
LT1010M
LT1010C 0°C to 125°C
Storage Temperature
Lead Temperature (Soldering, 10 sec.) 300°C

PRECONDITIONING

100% Thermal Limit Burn In

PACKAGE/ORDER INFORMATION

BOTTOM VIEW	ORDER PART NUMBER			
OUTPUT O BIAS STEEL TO-3 PACKAGE	LT1010MK LT1010CK			
INPUT INPUT	LT1010MH LT1010CH			
PLASTIC TO-220 PACKAGE	LT1010CT			

ELECTRICAL CHARACTERISTICS (See Note 3. Typical values in curves)

SYMBOL			7	LT1010M		LT1010C		UNITS
	PARAMETER CONDITIONS	CONDITIONS (NOTE 3)		MIN	MAX	MIN	MAX	UNIIS
V _{OS}	Output Offset Voltage	Note 3 $V_S = \pm 15V, V_{IN} = 0$	•	20 -10 40	110 220 90	0 -20 20	150 220 100	mV mV mV
I _B	Input Bias Current	$I_{OUT} = 0$ $I_{OUT} \le 150 \text{mA}$	•	0 0 0	150 250 300	0 0 0	250 500 800	μΑ μΑ μΑ
A _V	Large Signal Voltage Gain		•	0.995	1.00	0.995	1.00	V/V
R _{OUT}	Output Resistance	$I_{OUT} = \pm 1 \text{mA}$ $I_{OUT} = \pm 150 \text{mA}$	•	6 6	9 9 12	5 5	10 10 12	Ω Ω Ω
	Slew Rate	$V_S = \pm 15V, V_{IN} = \pm 10V$ $V_{OUT} = \pm 8V, R_L = 100\Omega$		75		75		V/μs
V _{SOS}	Positive Saturation Offset	Note 4, I _{OUT} = 0	•		1.0 1.1		1.0 1.1	V V
V _{SOS}	Negative Saturation Offset	Note 4, I _{OUT} = 0	•		0.2 0.3		0.2 0.3	V V
R _{SAT}	Saturation Resistance	Note 4, I _{OUT} = ± 150mA	•		18 24		22 28	Ω
V _{BIAS}	Bias Terminal Voltage	Note 5, $R_{BIAS} = 20\Omega$	•	750 560	810 925	700 560	840 880	mV mV
Is	Supply Current	I _{OUT} = 0, I _{BIAS} = 0	•		8		9 10	mA mA

1: For case temperatures above 25°C, dissipation must be derated seed on a thermal resistance of 25°C/W with the K and T packages or C/W with the H package. See applications information.


2: In current limit or thermal limit, input current increases sharply the input-output differentials greater than 8V; so input current must be inited. Input current also rises rapidly for input voltages 8V above V + 0.5V below V -


3: Specifications apply for $4.5V \le V_S \le 40V$, $V^- + 0.5V \le V_{IN} \le V^- - 1.5V$ and $I_{0UT} = 0$, unless otherwise stated. Temperature range is $-55^{\circ}C \le T_j \le 150^{\circ}C$, $T_C \le 125^{\circ}C$, for the LT1010M and $0^{\circ}C \le T_j \le 125^{\circ}C$, $T_{C} \le 100^{\circ}C$, for the LT1010C. The ● denotes the specifications that we over the full temperature range.


Note 4: The output saturation characteristics are measured with 100mV output clipping. See applications information for determining available output swing and input drive requirements for a given load.


Note 5: With the T0-3 and T0-220 packages, output stage quiescent current can be increased by connecting a resistor between the bias pin and V^+ . The increase is equal to the bias terminal voltage divided by this resistance.


TYPICAL PERFORMANCE CHARACTERISTICS


















Ω N N N


TYPICAL PERFORMANCE CHARACTERISTICS






























TYPICAL PERFORMANCE CHARACTERISTICS
























General

These notes briefly describe the LT1010 and how it is used; a detailed explanation is given elsewhere.* Emphasis here will be on practical suggestions that have resulted from working extensively with the part over a wide range of conditions. A number of applications are also outlined that demonstrate the usefulness of the buffer beyond that of driving a heavy load.

Design Concept

The schematic below describes the basic elements of the buffer design. The op amp drives the output sink transistor, Q3, such that the collector current of the output follower, Q2, never drops below the quiescent value (determined by I₁ and the area ratio of D1 and D2). As a result, the high frequency response is essentially that of a simple follower even when Q3 is supplying the load current. The internal feedback loop is isolated from the effects of capacitive loading by a small resistor in the output lead.




The scheme is not perfect in that the rate of rise of sink current is noticeably less than for source current. This can be mitigated by connecting a resistor between the bias terminal and V^+ , raising quiescent current. A feature of the final design is that the output resistance is largely independent of the follower quiescent current or the output load current. The output will also swing to the negative rail, which is particularly useful with single-supply operation.

*R. J. Widlar, "Unique IC Buffer Enhances Op Amp Designs; Tames Fast Amplifiers", Linear Technology Corp. TP-1, April, 1984.

Equivalent Circuit

Below 1MHz, the LT1010 is quite accurately represented by the equivalent circuit shown here for both small and large signal operation. The internal element, A1, is an idealized buffer with the unloaded gain specified for the LT1010. Otherwise, it has zero offset voltage, bias current and output resistance. Its output also saturates to the internal supply terminals.[†]



Loaded voltage gain can be determined from the unloaded gain, Av, the output resistance, R_{OUT} , and the load resistance, R_L , using

$$A_{VL} = \frac{A_V R_L}{R_{OUT} + R_L}.$$

Maximum positive output swing is given by

$$V_{OUT}^{+} = \frac{(V^{+} - V_{SOS}^{+}) R_{L}}{R_{SAT} + R_{L}}.$$

The input swing required for this output is

$$V_{IN}^{+} = V_{OUT}^{+} \left(1 + \frac{R_{OUT}}{R_L}\right) - V_{OS} + \Delta V_{OS},$$

where ΔV_{0S} is the 100mV clipping specified for the saturation measurements. Negative output swing and in put drive requirements are similarly determined.

[†] See electrical characteristics section for guaranteed limits.

Lepply Bypass

be buffer is no more sensitive to supply bypassing than wer op amps, as far as stability is concerned. The law disc ceramic capacitors usually recommended for amps are certainly adequate for low frequency work. always, keeping the capacitor leads short and using a leand plane is prudent, especially when operating at the frequencies.

buffer slew rate can be reduced by inadequate supbypass. With output current changes much above $OmA/\mu s$, using $10\mu F$ solid tantalum capacitors on a supplies is good practice, although bypassing from positive to the negative supply may suffice.

The nused in conjunction with an op amp and heavily sided (resistive or capacitive), the buffer can couple into poply leads common to the op amp causing stability blems with the overall loop and extended settling time. Lequate bypassing can usually be provided by $10\mu\text{F}$ in tantalum capacitors. Alternately, smaller capacitors and be used with decoupling resistors. Sometimes the lamp has much better high frequency rejection on one poply, so bypass requirements are less on this supply.

er Dissipation

many applications, the LT1010 will require heat sinkL. Thermal resistance, junction to still air is 150°C/W
The T0-39 package, 100°C/W for the T0-220 package and 60°C/W for the T0-3 package. Circulating air, a
sink or mounting the package to a printed circuit and will reduce thermal resistance.

dc circuits, buffer dissipation is easily computed. In accuits, signal waveshape and the nature of the load termine dissipation. Peak dissipation can be several

times average with reactive loads. It is particularly important to determine dissipation when driving large load capacitance.

With ac loading, power is divided between the two output transistors. This reduces the effective thermal resistance, junction to case, to 30°C/W for the T0-39 package and 15°C/W for the T0-3 and T0-220 packages, as long as the peak rating of neither output transistor is exceeded. The typical curves indicate the peak dissipation capabilities of one output transistor.

Overload Protection

The LT1010 has both instantaneous current limit and thermal overload protection. Foldback current limiting has not been used, enabling the buffer to drive complex loads without limiting. Because of this, it is capable of power dissipation in excess of its continuous ratings.


Normally, thermal overload protection will limit dissipation and prevent damage. However, with more than 30V across the conducting output transistor, thermal limiting is not quick enough to insure protection in current limit. The thermal protection is effective with 40V across the conducting output transistor as long as the load current is otherwise limited to 150mA.

Drive Impedance

When driving capacitive loads, the LT1010 likes to be driven from a low source impedance at high frequencies. Certain low power op amps (e.g., the LM10) are marginal in this respect. Some care may be required to avoid oscillations, especially at low temperatures.

Bypassing the buffer input with more than 200pF will solve the problem. Raising the operating current also works, but this cannot be done with the TO-39 package.

Parallel Operation



Parallel operation provides reduced output impedance, more drive capability and increased frequency response under load. Any number of buffers can be directly paralleled as long as the increased dissipation in individual units caused by mismatches of output resistance and offset voltage is taken into account.

When the inputs and outputs of two buffers are connected together, a current, Δl_{OUT} , flows between the outputs:

$$\Delta l_{OUT} = \frac{V_{OS1} - V_{OS2}}{R_{OUT1} + R_{OUT2}},$$

where V_{OS} and R_{OUT} are the offset voltage and output resistance of the respective buffers.

Normally, the negative supply current of one unit will increase and the other decrease, with the positive supply current staying the same. The worst-case ($V_{IN} \rightarrow V^+$) increase in standby dissipation can be assumed to be Δl_{OUT} V_T , where V_T is the total supply voltage.


Offset voltage is specified worst-case over a range of supply voltages, input voltage and temperature. It would be unrealistic to use these worst-case numbers above because paralleled units are operating under identical conditions. The offset voltage specified for $V_S=\pm 15V$, $V_{IN}=0$ and $T_A=25^{\circ}C$ will suffice for a worst-case condition.

Output load current will be divided based on the output resistance of the individual buffers. Therefore, the availab output current will not quite be doubled unless output resistances are matched. As for offset voltage above, the 25°C limits should be used for worst-case calculations.

Parallel operation is not thermally unstable. Should one up get hotter than its mates, its share of the output and standby dissipation will decrease.

As a practical matter, parallel connection needs only son increased attention to heat sinking. In some applications, few ohms equalization resistance in each output may wise. Only the most demanding applications should require matching, and then just of output resistance at 25°C.

Isolating Capacitive Loads




The inverting amplifier above shows the recommend method of isolating capacitive loads. Non-inverting amplifiers are handled similarly.

At lower frequencies, the buffer is within the feedback loso that its offset voltage and gain errors are negligible. higher frequencies, feedback is through Cf, so that phashift from the load capacitance acting against the buffer of put resistance does not cause loop instability.

Stability depends upon the R_fC_f time constant, or to closed loop bandwidth. With an 80kHz bandwidth, ring is negligible for $C_L = 0.05 \mu F$ and damps rapidly $C_L = 0.3 \mu F$.

Small signal bandwidth is reduced by C_f, but considerable isolation can be obtained without reducing it below the power bandwidth. Often, a bandwidth reduction is desirable to filter high frequency noise or unwanted signals.




The follower configuration is unique in that capacitive land isolation is obtained without a reduction in small signal bandwidth, although the output impedance of the land that comes into play at high frequencies. The precision larger above has a 10MHz bandwidth without capacitive loading, yet it is stable for all load capacitance loading, again determined by $R_f C_f$.

is a good example of how fast op amps can be made easy to use by employing an output buffer.

Integrator


A low pass amplifier can be formed just by using large C_f in the inverter described earlier, as long as the increasing closed loop output impedance above the cutoff frequency is not a problem and the op amp is capable of supplying the required current at the summing junction.




If the integrating capacitor must be driven from the buffer output, the circuit above can be used to provide capacitive load isolation. As before, the stability with large capacitive loads is determined by R_fC_f .

Wideband Amplifiers

This simple circuit provides an adjustable gain video amplifier which will drive 1V p-p into 75 Ω . The differential pair provides gain, with the LT1010 serving as an output stage. Feedback is arranged in the conventional manner, although the $68\mu f-0.01$ combination limits DC gain to unity for all gain settings. For applications sensitive to NTSC requirements, dropping the 25Ω output stage bias value will aid performance.








This shows the buffer being used with a wideband amplifier that is not unity-gain stable. In this case, C1 cannot be used to isolate large capacitive loads. Instead, it has an optimum value for a limited range of load capacitances.


The buffer can cause stability problems in circuits like this. With the T0-3 and T0-220 packages, behavior can be improved by raising the quiescent current with a 20Ω resistor from the bias terminal to V $^+$. Alternately, devices in the T0-39 package can be operated in parallel.

It is possible to improve capacitive load stability by operating the buffer class-A at high frequencies. This is done by using quiescent current boost and bypassing the bias terminal to V^- with more than $0.02\mu F$.



Putting the buffer outside the feedback loop as shown here will give capacitive load isolation, with large output

capacitors only reducing bandwidth. Buffer offset, referred to the op amp input, is divided by the gain. If the load resistance is known, gain error is determined by the output resistance tolerance. Distortion is low.



The 50Ω video line splitter shown here puts feedback of one buffer, with the others slaved. Offset and gain accuracy of slaves depend on their matching with master

When driving long cables, including a resistor in series with the output should be considered. Although reduces gain, it does isolate the feedback amplifier from the effects of unterminated lines which present a resonant load.

When working with wideband amplifiers, special attertion should *always* be paid to supply bypassing, stracapacitance and keeping leads short. Direct grounding test probes, rather than the usual ground lead, is at solutely necessary for reasonable results.

The LT1010 has slew limitations that are not obvious from standard specifications. Negative slew is subject of glitching, but this can be minimized with quiescent current boost. The appearance is always worse with fast risingial generators than in practical applications.


ek and Hold

■ 5MHz track and hold shown here has a 400kHz meer bandwidth driving ±10V. A buffered input between drives the hold capacitor, C4, through Q1, a low stance FET switch. The positive hold command is applied by TTL logic, with Q3 level shifting to the switch liver, Q2. The output is buffered by A3.

the gate is driven to V⁻ for HOLD, it pulls charge of the hold capacitor. A compensating charge is put the hold capacitor through C3. The step into hold is independent of the input level with R7 and adjusted barro with R10.


Since internal dissipation can be quite high when driving fast signals into a capacitive load, using a buffer in a power package is recommended. Raising buffer quiescent current to 40mA with R3 improves frequency response.

This circuit is equally useful as a fast acquisition sample and hold. An LF156 might be used for A3 to reduce drift in hold because its lower slew rate is not usually a problem in this application.




*2N2369 EMITTER BASE JUNCTION

Current Sources




A standard op amp voltage to current converter with a buffer to increase output current is shown here. As usual, excellent matching of the feedback resistors is required to get high output resistance. Output is bi-directional.



This circuit uses an instrumentation amplifier to eliminate the matched resistors. The input is not high impedance and must be driven from a low impedance source like an op amp. Reversal of output sense can be obtained by grounding pin 7 of the LM163 and driving pin 5.

Output resistances of several megohms can be obtained with both circuits. This is impressive considering the ± 150 mA output capability. High frequency output characteristics will depend on the bandwidth and slew rate of the amplifiers. Both these circuits have an equivalent output capacitance of about 30nF.

Voltage Regulator




Although it operates from a single supply, this circuit will regulate voltage down to 200mV. It will also source of sink current.

The ability of the circuit to handle capacitive loads is determined by R3 and C1. The values given are optimized for up to 1μ F output capacitance, as might be required for an IC test supply.

The purpose of C1 is to lower the drive impedance to the buffer as discussed earlier. It is, incidentally, important to connect pin 4 of the LM10 and the bottom of R2 to a common ground point to avoid ground loop problems.

Voltage/Current Regulator




his circuit regulates the output voltage at V_V until the had current reaches a value programmed by V_1 . For havier loads, it is a precision current regulator.

whoutput currents below the current limit, the current walator is disconnected from the loop by D1, with D2 peping its output out of saturation. This output clamp bables the current regulator to get control of the output wrent from the buffer current limit within a microsecond an instantaneous short.

the voltage regulation mode, A1 and A2 act as a fast large follower using the capacitive load isolation technology that the capacitive load stability are determined by C1.

idirectional current limit can be obtained by adding nother op amp connected as a complement to A3.

poly Splitter




wal supply op amps and comparators can be operated wm a single supply by creating an artificial ground at half supply voltage. The supply splitter shown here can wurce or sink 150mA. The output capacitor, C2, can be made as large as necessary to absorb current transients. An input capacitor is also used on the buffer to avoid high frequency instability that can be caused by high source impedance.

Overload Clamping

The input of a summing amplifier is at virtual ground as long as it is in the active region. With overloads, this is no longer true, unless the feedback is kept active.

This schematic shows a chopper stabilized current to voltage converter. It is capable of 10pA resolution, yet is able to keep the summing node under control with overload currents to ± 150 mA.



During normal operation, D3 and D4 are not conducting; and R1 absorbs any leakage current from the zener clamps, D6 and D7. In overload, current is supplied to the summing node through the zener clamps, rather than the scaling resistor, R2.

DEFINITION OF TERMS

Output Offset Voltage: The output voltage measured with reference to the input.

Input Bias Current: The current out of the input terminal.

Large Signal Voltage Gain: The ratio of the output voltage change to the input voltage change over the specified input voltage range.*

Output Resistance: The ratio of the change in output voltage to the change in load current producing it.*

Output Saturation Voltage: The voltage between the output and the supply rail at the limit of the output swing toward that rail.

Saturation Offset Voltage: The output saturation voltage with no load.

Saturation Resistance: The ratio of the change in output saturation voltage to the change in current producing it, going from no load to full load.*

Slew Rate: The average time rate of change of output voltage over the specified output range with an input step between the specified limits.

Bias Terminal Voltage: The voltage between the bias terminal and V^+ .

Supply Current: The current at either supply terminal with no output loading.

*Pulse measurements (~ 1ms) as required to minimize thermal effects.

SCHEMATIC DIAGRAM (excluding protection circuits)

