

Ultra Fast Precision Comparator

€ATUR€S

Ultra Fast (10ns typ) Operates Off **Single** +5V Supply, or $\pm5V$ Complementary Output to TTL Low Offset Voltage No Minimum Input Slew Rate Requirement No Power Supply Current Spiking Output Latch Capability

PPLICATIONS

High Speed A to D Converters High Speed Sampling Circuits Line Receiver Extended Range V to F Converters Fast Pulse Height/Width Discriminators


DESCRIPTION

The LT1016 is an ultra fast (10ns) comparator specifically designed to interface directly to TTL logic while operating off either a dual $\pm 5V$ supply or a single $\pm 5V$ supply. Tight offset voltage specifications and high gain allow the LT1016 to be used in precision applications. Matched complementary outputs further extend the versatility of this new comparator.


A unique output stage is featured on the LT1016. It provides active drive in both directions for maximum speed into TTL logic or passive loads, yet does not exhibit the large current spikes normally found in "totem pole" output stages. This eliminates the need for a minimum input slew rate typical of other very fast comparators. The ability of the LT1016 to remain stable with the outputs in the active region greatly reduces the problem of output "glitching" when the input signal is slow moving or is low level.

The LT1016 has a true latch pin for retaining input data at the outputs. The outputs will remain latched as long as the latch pin is held high. Quiescent negative power supply current is only 3mA-about ten times lower than competitive units. This reduces die temperature and allows the negative supply pin to be driven from virtually any supply voltage with a simple resistive divider. Device performance is not affected by variations in negative supply voltage.






Response Time



ABSOLUTE MAXIMUM RATINGS

PACKAGE/ORDER INFORMATION



ELECTRICAL CHARACTERISTICS

V+=5V, V-=5V, V_{OUT}(Q)=1.4V, V_{LATCH}=0V, T_A=25 $^{\circ}\text{C},$ unless otherwise noted.

DADAMETERO	CONDITIONS						MIN			UNITS
			-	IVIIIV			IVIIIV		100000000	
Input Offset Voltage	$R_S \le 100\Omega \text{ (Note 1)}$				0.8			1.0	100	mV
8			•			3			3.5	mV
Input Offset Voltage Drift	3		•		4			4		μV/=©
Input Offset Current	(Note 1)				0.3	1		0.3	1	μΑ
,		9	•			1.3		0.3	1.3	μΑ
Input Bias Current	(Note 2)				5	10		5	10	μΑ
		5 × 82	•			13	,		13	μΑ
Input Voltage Range	(Note 5)		•	-3.75		+3.5	-3.75		+3.5	٧
	Single +5V Supply		•	+1.25		+3.5	+1.25		+3.5	٧
Common-Mode Rejection	$-3.75V \le V_{CM} \le +3.5V$	V	•	80	96		80	96		dB
Supply Voltage Rejection	Positive Supply 4.6V ≤	V + ≤5.4V	•	70	85		70	85		dB
	Negative Supply 2V ≤ V	- ≤7V	•	80	100		80	100		dB
Small Signal Voltage Gain	1V ≤ V _{OUT} ≤ 2V			1400	3000		1400	3000		V/V
Output High Voltage	$V^+ \leq 4.6V$,	$I_{OUT} = 1 mA$	•	3.0	3.4		3.0	3.4		٧
			•	2.4	3.0		2.4	3.0		٧
Output Low Voltage		$I_{SINK} = 4mA$	•		0.3	0.5		0.3	0.5	V
		I _{SINK} = 10mA			0.4			0.4		٧
Positive Supply Current	1		•		25	35		25	35	mA
Negative Supply Current			•		3	5		3	5	mA
Latch Pin Hi Input Voltage			•	2.0		55	2.0			٧
Latch Pin Lo Input Voltage			•			0.8			0.8	٧
Latch Pin Current	V _{LATCH} = 0V		•			500			500	μΑ
	Input Offset Current Input Bias Current Input Voltage Range Common-Mode Rejection Supply Voltage Rejection Small Signal Voltage Gain Output High Voltage Output Low Voltage Positive Supply Current Negative Supply Current Latch Pin Hi Input Voltage Latch Pin Lo Input Voltage	$ \begin{array}{ l l l l l l l l l l l l l l l l l l l$	$ \begin{array}{ c c c c }\hline & & & & & & & & & & \\ \hline & & & & & & & $	$ \begin{array}{ c c c c } \hline \text{Input Offset Voltage} & R_S \leq 100\Omega \ (\text{Note 1}) & \bullet \\ \hline \\ \hline \text{Input Offset Current} & (\text{Note 1}) & \bullet \\ \hline \\ \hline \text{Input Offset Current} & (\text{Note 1}) & \bullet \\ \hline \\ \hline \text{Input Bias Current} & (\text{Note 2}) & \bullet \\ \hline \\ \hline \text{Input Voltage Range} & (\text{Note 5}) & \bullet \\ \hline \\ \hline \text{Single} + 5V \ \text{Supply} & \bullet \\ \hline \\ \hline \text{Common-Mode Rejection} & -3.75V \leq V_{\text{CM}} \leq +3.5V & \bullet \\ \hline \text{Supply Voltage Rejection} & \text{Positive Supply} & 2.6V \leq V^+ \leq 5.4V & \bullet \\ \hline \text{Negative Supply} & 2V \leq V^- \leq 7V & \bullet \\ \hline \\ \hline \text{Small Signal Voltage} & 1V \leq V_{\text{OUT}} \leq 2V & \bullet \\ \hline \\ \hline \text{Output High Voltage} & V^+ \leq 4.6V, & I_{\text{OUT}} = 1\text{mA} & \bullet \\ I_{\text{OUT}} = 1\text{mA} & \bullet \\ I_{\text{OUT}} = 1\text{mA} & \bullet \\ I_{\text{SINK}} = 4\text{mA} & \bullet \\ I_{\text{SINK}} = 10\text{mA} & \bullet \\ \hline \\ \hline \text{Positive Supply Current} & \bullet \\ \hline \\ \hline \text{Negative Supply Current} & \bullet \\ \hline \\ \hline \text{Latch Pin Hi Input Voltage} & \bullet \\ \hline \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	PARAMETERS CONDITIONS MIN TYP Input Offset Voltage R _S ≤ 100Ω (Note 1) 0.8 Input Offset Current (Note 1) 4 Input Offset Current (Note 1) 0.3 Input Bias Current (Note 2) 5 Input Voltage Range (Note 5) 0.3.75 Single + 5V Supply 0.80 96 Supply Voltage Rejection Positive Supply 4.6V ≤ V + ≤ 5.4V 70 85 Negative Supply 2V ≤ V − ≤ 7V 80 100 Small Signal Voltage Gain 1V ≤ V _{OUT} ≤ 2V 1400 3000 Output High Voltage V + ≤ 4.6V, I _{OUT} = 1mA 0.3.0 3.4 3.0 3.4 3.0 Output Low Voltage I _{SINK} = 4mA 0.3 3.4 3.0 0.4 3.0 0.4 3.0 Positive Supply Current 25 3 Negative Supply Current 3 2.0 Latch Pin Hi Input Voltage 2.0 Latch Pin Lo Input Voltage 0.0	$\begin{array}{ c c c c c }\hline \text{Input Offset Voltage} & R_S \leq 100\Omega (\text{Note 1}) & 0.8 & \pm 2\\ \hline \text{Input Offset Voltage Drift} & & & & & & & & & & & & & & & & & & &$	PARAMETERS CONDITIONS MIN TYP MAX MIN Input Offset Voltage R _S ≤ 100Ω (Note 1) 0.8 ± 2 3 Input Offset Voltage Drift (Note 1) 4 4 Input Offset Current (Note 1) 0.3 1 Input Bias Current (Note 2) 5 10 Input Voltage Range (Note 5) -3.75 +3.5 -3.75 Common-Mode Rejection -3.75V ≤ V _{CM} ≤ +3.5V • 80 96 80 Supply Voltage Rejection Positive Supply 4.6V ≤ V + ≤ 5.4V • 70 85 70 Negative Supply 2V ≤ V - ≤ 7V 80 100 80 Small Signal Voltage Gain 1V ≤ V _{OUT} ≤ 2V 1400 300 1400 Output High Voltage V + ≤ 4.6V, I _{OUT} = 1mA I _{OUT} = 1mA I _{OUT} = 10mA I _{OUT} = 10mA I _{OUT} = 10mA I _{SINK} = 4mA I _{SINK} = 10mA I _{SINK}	PARAMETERS CONDITIONS MIN TYP MAX MIN TYP Input Offset Voltage R _S ≤ 100Ω (Note 1) 0.8 ± 2 1.0 Input Offset Voltage Drift • 0.3 4 4 Input Offset Current (Note 1) • 0.3 1 0.3 Input Bias Current (Note 2) 5 10 5 Input Voltage Range (Note 5) • −3.75 +3.5 −3.75 Common-Mode Rejection −3.75V ≤ V _{CM} ≤ +3.5V • 80 96 80 96 Supply Voltage Rejection Positive Supply 2V ≤ V ≤ V ≤ 5.4V • 70 85 70 85 Negative Supply 2V ≤ V ≤ V ≤ 7V • 80 100 80 100 Small Signal Voltage Gain 1V ≤ V _{OUT} ≤ 2V • 1400 3000 1400 3000 Output High Voltage V ≤ 4.6V, Input = 1mA Input = 10mA Input = 10	PARAMETERS CONDITIONS MIN TYP MAX MIN TYP MAX Input Offset Voltage R _S ≤ 100Ω (Note 1) 0.8 ±2 3 1.0 ±3 3.5 Input Offset Voltage Drift (Note 1) 4 4 4 4 4 4 Input Offset Current (Note 1) 0.3 1 0.3 1 0.3 1 0.3 1 0.3 1.3 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 1.3 1 0.3 0.3 1.3 1 0.3 0.3 0.3 0.3 0.3 0.3 0.3 0.5

ELECTRICAL CHARACTERISTICS

 $V^+ = 5V$, $V^- = 5V$, $V_{OUT}(0) = 1.4V$, $V_{LATCH} = 0V$, $T_A = 25$ °C, unless otherwise noted.

SYMBOL	PARAMETERS	CONDITIONS		MIN	LT1016M TYP	MAX	MIN	LT1016C TYP	MAX	UNITS
t _{PD}	Propagation Delay	$\Delta V_{IN} = 100 \text{mV}, \ 0D = 5 \text{mV}$			10	14		10	14	ns
	(Note 3)		•			16			16	ns
		$\Delta V_{IN} = 100 \text{mV}, \ \text{OD} = 20 \text{mV}$			9	12		9	12	ns
			•			15			15	ns
Δt _{PD}	Differential Propagation Delay	(Note 3) $\Delta V_{IN} = 100 \text{mV}$, $0D = 5 \text{mV}$				3	540,		3	ns
	Latch Setup Time	~			2			2	1,50	ns

The • denotes the specifications which apply over the full operating emperature range.

Note 1: Input offset voltage is defined as the average of the two voltages measured by forcing first one output, then the other to 1.4V. Input offset current is defined in the same way.


Note 2: Input bias current (I_B) is defined as the average of the two input currents.


Note 3: Propagation delay is measured with the overdrive added to actual V_{0S} . Units are sample tested only.


Note 4: Electrical specifications apply only up to 5.4V.

Note 5: See text for discussion of input voltage range for supplies other than $\pm 5V$, or +5V.


TYPICAL PERFORMANCE CHARACTERISTICS



















Propagation Delay vs Temperature








TYPICAL PERFORMANCE CHARACTERISTICS

























TYPICAL PERFORMANCE CHARACTERISTICS





APPLICATIONS INFORMATION

Common-Mode Considerations

The LT1016 is specified for a common-mode range of -3.75V to +3.5V with supply voltages of ± 5 V. A more eneral consideration is that the common-mode range is .25V above the negative supply and 1.5V below the ositive supply, independent of the actual supply voltage. he criteria for common-mode limit is that the output still esponds correctly to a small differential input signal. ither input may be outside the common-mode limit (up to he supply voltage) as long as the remaining input is ithin the specified limit, and the output will still respond orrectly. There is one consideration, however, for inputs hich exceed the positive common-mode limit. Propagaon delay will be increased by up to 10ns if the signal inut is more positive than the upper common-mode limit nd then switches back to within the common-mode ange. This effect is not seen for signals more negative nan the lower common-mode limit.

put Impedance and Bias Current

put bias current is measured with the output held at 4V. As with any simple NPN differential input stage, the 1016 bias current will go to zero on an input which is w and double on the input which is high. If both inputs the less than 0.8V above V^- , both input bias currents fill go to zero. If either input exceeds the positive

common-mode limit, input bias current will increase rapidly, approaching several milliamperes at $V_{IN} = V^+$.

Differential input resistance at zero differential input voltage is about $10k\Omega$, rapidly increasing as larger DC differential input signals are applied. Common-mode input resistance is about $4M\Omega$ with zero differential input voltage. With large differential input signals, the high input will have an input resistance of about $2M\Omega$ and the low input, greater than $20M\Omega$.

Input capacitance is typically 3.5pF. This is measured by inserting a $1k\Omega$ resistor in series with the input and measuring the resultant change in propagation delay.

Latch Pin Dynamics

The latch pin is intended to retain input data (output latched) when the latch pin goes high. This pin will float to a high state when disconnected, so a flow-through condition requires that the latch pin be grounded. To guarantee data retention, the input signal must be valid at least 5ns before the latch goes high (set-up time) and must remain valid at least 3ns after the latch goes high (hold time). When the latch goes low, new data will appear at the output in approximately 8–10ns. The latch pin is designed to be driven with TTL or CMOS gates. It has no built-in hysteresis.



Measuring Response Time

The LT1016 is able to respond quickly to fast low level signals because it has a very high gain-bandwidth product (≈50GHz), even at very high frequencies. To properly measure the response of the LT1016 requires an input signal source with very fast rise times and exceptionally clean settling characteristics. This last requirement comes about because the standard comparator test calls for an input step size that is large compared to the overdrive amplitude. Typical test conditions are 100mV step size with only 5mV overdrive. This requires an input signal that settles to within 1% (1mV) of final value in only a few nanoseconds with no ringing or "long tailing". Ordinary high speed pulse generators are not capable of generating such a signal, and in any case, no ordinary oscilloscope is capable of diplaying the waveform to check its fidelity. Some means must be used to inherently generate a fast, clean edge with known final value.

The circuit shown in Figure 1 is the best *electronic* means of generating a known fast, clean step to test comparators. It uses a very fast transistor in a common base configuration. The transistor is switched ''off'' with a fast edge from the generator and the collector voltage settles to exactly 0V in just a few nanoseconds. The most important feature of this circuit is the lack of feedthrough from the generator to the comparator input. This prevents overshoot on the comparator input which would give a false fast reading on comparator response time.

To adjust this circuit for exactly 5mV overdrive, V_1 is adjusted so that the LT1016 output under test settles to

1.4V (in the linear region). Then V_1 is *changed* 5V to set overdrive at 5mV.

The test circuit shown measures low to high transition on the ''+'' input. For opposite polarity transitions on the output, simply reverse the inputs of the LT1016.

High Speed Design Techniques

A substantial amount of design effort has made the LT1016 relatively easy to use. It is much less prone to oscillation and other vagaries than some slower comparators, even with slow input signals. In particular, the LT1016 is stable in its linear region, a feature no other high speed comparator has. Additionally, output stage switching does not appreciably change power supply current, further enhancing stability. These features make the application of the 50GHz gain-bandwidth LT1016 considerably easier than other fast comparators. Unfortunately, laws of physics dictate that the circuit environment the LT1016 works in must be properly prepared. The performance limits of high speed circuitry are often determined by parasitics such as stray capacitance, ground impedance, and layout. Some of these considerations are present in digital systems where designers are comfortable describing bit patterns and memory access times in terms of nanoseconds. The LT1016 can be used in such fast digital systems and Figure 2 shows just how fast the device is. The simple test circuit allows us to see that the LT1016's (Trace B)




Figure 1. Response Time Test Circuit


response to the pulse generator (Trace A) is as fast as a TTL inverter (Trace C) even when the LT1016 has only millivolts of input signal! Linear circuits operating with this kind of speed make many engineers justifiably wary. Nanosecond domain linear circuits are widely associated with oscillations, mysterious shifts in circuit characteristics, unintended modes of operation and outright failure to function.

Other common problems include different measurement results using various pieces of test equipment, inability to make measurement connections to the circuit without inducing spurious responses and dissimilar operation between two ''identical'' circuits. If the components used in the circuit are good and the design is sound, all of the above problems can usually be traced to failure to provide a proper circuit "environment." To learn how to do this requires studying the causes of the aforementioned difficulties

By far the most common error involves power supply bypassing. Bypassing is necessary to maintain low supply impedance. DC resistance and inductance in supply wires and PC traces can quickly build up to unacceptable levels. This allows the supply line to move as internal cur-

rent levels of the devices connected to it change. This will almost always cause unruly operation. In addition, several devices connected to an unbypassed supply can "communicate" through the finite supply impedances. causing erratic modes. Bypass capacitors furnish a simple way to eliminate this problem by providing a local reservoir of energy at the device. The bypass capacitor acts like an electrical flywheel to keep supply impedance low at high frequencies. The choice of what type of capacitors to use for bypassing is a critical issue and should be approached carefully. An unbypassed LT1016 is shown responding to a pulse input in Figure 3. The power supply the LT1016 sees at its terminals has high impedance at high frequency. This impedance forms a voltage divider with the LT1016, allowing the supply to move as internal conditions in the comparator change. This causes local feedback and oscillation occurs. Although the LT1016 responds to the input pulse, its output is a blur of 100MHz oscillation. Always use bypass capacitors.

In Figure 4 the LT1016's supplies are bypassed, but it still oscillates. In this case, the bypass units are either too far from the device or are lossy capacitors. Use capacitors with good high frequency characteristics and mount



VERTICAL B=5V/DIV

C=5V/DIV

HORIZONTAL=10n8/DIV

Figure 2. LT1016 vs a TTL Gate




Figure 3. Unbypassed LT1016 Response




Figure 4. LT1016 Response with Poor Bypassing



them as close as possible to the LT1016. An inch of wire between the capacitor and the LT1016 can cause problems. If operation in the linear region is desired, the LT1016 must be over a ground plate with good RF bypass capacitors ($\geq 0.01 \mu F$) having lead lengths less than 0.2 inches. Do not use sockets.

In Figure 5 the device is properly bypassed but a new problem pops up. This photo shows both outputs of the comparator. Trace A appears normal, but Trace B shows an excursion of almost 8V — quite a trick for a device running from a +5V supply. This is a commonly reported problem in high speed circuits and can be quite confusing. It is not due to suspension of natural law, but is traceable to a grossly miscompensated or improperly selected oscilloscope probe. Use probes which match your oscilloscope's input characteristics and compensate them properly. Figure 6 shows another probe-induced problem. Here, the amplitude seems correct but the 10ns response time LT1016 appears to have 50ns edges! In this case, the

probe used is too heavily compensated or slow for the oscilloscope. Never use 1X or 'straight' probes. Their bandwidth is 20MHz or less and capacitive loading is high. Check probe bandwidth to ensure it is adequate for the measurement. Similarly, use an oscilloscope with adequate bandwidth.

In Figure 7 the probes are properly selected and applied but the LT1016's output rings and distorts badly. In this case, the probe ground lead is too long. For general purpose work most probes come with ground leads about 6 inches long. At low frequencies this is fine. At high speed, the long ground lead looks inductive, causing the ringing shown. High quality probes are always supplied with some short ground straps to deal with this problem. Some come with very short spring clips which fix directly to the probe tip to facilitate a low impedance ground connection. For fast work, the ground connection to the probe should not exceed 1 inch in length. Keep the probe ground connection as short as possible.




Figure 5. Improper Probe Compensation Causes Seemingly Unexplainable Amplitude Error




Figure 6. Overcompensated or Slow Probes Make Edges Look Too Slow




Figure 7. Typical Results Due to Poor Probe Grounding

Figure 8 shows the LT1016's output (Trace B) oscillating near 40MHz as it responds to an input (Trace A). Note that the input signal shows artifacts of the oscillation. This example is caused by improper grounding of the comparator. In this case, the LT1016's ground pin connection is 1 inch long. The ground lead of the LT1016 must be as short as possible and connected directly to a low impedance ground point. Any substantial impedance in the LT1016's ground path will generate effects like this. The reason for this is related to the necessity of bypassing the power supplies. The inductance created by a long device ground lead permits mixing of ground currents, causing undesired effects in the device. The solution here is simple. Keep the LT1016's ground pin connection as short (typically 1/4 inch) as possible and run it directly to a low impedance ground. Do not use sockets.

Figure 9 addresses the issue of the ''low impedance ground,'' referred to previously. In this example, the output is clean except for chattering around the edges. This photograph was generated by running the LT1016 without a ''ground plane.'' A ground plane is formed by using a continuous conductive plane over the surface of the cir-

cuit board. The only breaks in this plane are for the circuit's necessary current paths. The ground plane serves two functions. Because it is flat (AC currents travel along the surface of a conductor) and covers the entire area of the board, it provides a way to access a low inductance ground from anywhere on the board. Also, it minimizes the effects of stray capacitance in the circuit by referring them to ground. This breaks up potential unintended and harmful feedback paths. Always use a ground plane with the LT1016, when input signal levels are low or slow moving.

''Fuzz'' on the edges is the difficulty in Figure 10. This condition appears similar to Figure 10, but the oscillation is more stubborn and persists well after the output has gone low. This condition is due to stray capacitive feedback from the outputs to the inputs. A $3k\Omega$ input source impedance and 3pF of stray feedback allowed this oscillation. The solution for this condition is not too difficult. Keep source impedances as low as possible, preferably $1k\Omega$ or less. Route output and input pins and components away from each other.




Figure 8. Excessive LT1016 Ground Path Resistance Causes Oscillation




Figure 9. Transition Instabilities Due to No Ground Plane




Figure 10. 3pF Stray Capacitive Feedback with $3k\Omega$ Source Can Cause Oscillation



The opposite of stray-caused oscillations appears in Figure 11. Here, the output response (Trace B) badly lags the input (Trace A). This is due to some combination of high source impedance and stray capacitance to ground at the input. The resulting RC forces a lagged response at the input, and output delay occurs. An RC combination of $2k\Omega$ source resistance and 10pF to ground gives a 20ns time constant — significantly longer than the LT1016's response time. Keep source impedances low and minimize stray input capacitance to ground.

Figure 12 shows another capacitance-related problem. Here the output does not oscillate, but the transitions are discontinuous and relatively slow. The villain of this situation is a large output load capacitance. This could be caused by cable driving, excessive output lead length or the input characteristics of the circuit being driven. In most situations this is undesirable and may be eliminated by buffering heavy capacitive loads. In a few cir-

cumstances it may not affect overall circuit operation and is tolerable. Consider the comparator's output load characteristics and their potential effect on the circuit. If necessary, buffer the load.

Another output-caused fault is shown in Figure 13. The output transitions are initially correct but end in a ringing condition. The key to the solution here is the ringing. What is happening is caused by an output lead which is too long. The output lead looks like an unterminated transmission line at high frequencies and reflections occur. This accounts for the abrupt reversal of direction on the leading edge and the ringing. If the comparator is driving TTL this may be acceptable, but other loads may not tolerate it. In this instance, the direction reversal on the leading edge might cause trouble in a fast TTL load. Keep output lead lengths short. If they get much longer than a few inches, terminate with a resistor (typically $250\Omega-400\Omega$).




Figure 11. Stray 5pF Capacitance from Input to Ground Causes Delay




Figure 12. Excessive Load Capacitance Forces Edge Distortion




Figure 13. Lengthy, Unterminated Output Lines Ring from Reflections



200ns-0.01% Sample-and-Hold Circuit

Figure 14's circuit uses the LT1016's high speed to improve upon a standard circuit function. The 200ns acquisition time is well beyond monolithic sample-and-hold capabilities. Other specifications exceed the best commercial unit's performance. This circuit also gets around many of the problems associated with standard sample-and-hold approaches, including FET switch errors and amplifier settling time. To achieve this, the LT1016's high speed is used in a circuit which completely abandons traditional sample-and-hold methods.

Important specifications for this circuit include:

Acquisition Time	<200ns			
Common-Mode Input Range	$\pm 3V$			
Droop	$1\mu V/\mu S$			
Hold Step	2mV			
Hold Settling Time	15ns			
Feedthrough Rejection	>>1000			


When the sample-hold line goes low, a linear ramp starts just below the input level and ramps upward. When the ramp voltage reaches the input voltage, A1 shuts off the ramp, latches itself off, and sends out a signal indicating sampling is complete.

4μs, 12-Bit A-D Converter

The LT1016's high speed is used to implement a very fast 12-bit A–D converter in Figure 15. The circuit is a modified form of the standard successive approximation approach and is faster than most commercial SAR 12-bit units. In this arrangement the 2504 successive approximation register (SAR), A1 and C1 test each bit, beginning with the MSB, and produce a digital word representing V_{IN} 's value. To get faster conversion time, the clock is sped up after the third MSB is converted. This takes advantage of the segmented DAC used, which has significantly faster settling time for the lower 9 bits.

1Hz-10MHz V → F Converter

The LT1016 and the LT1012 low drift amplifier combine to form a high speed V \rightarrow F converter in Figure 16. A variety of circuit techniques is used to achieve a 1Hz to 10MHz output. Overrange to 12MHz (V_{IN} = 12V) is provided. This circuit has a wider dynamic range (140dB, or 7 decades) than any commercially available unit. The 10MHz full-scale frequency is 10 times faster than currently available monolithic V \rightarrow F's. The theory of operation is based on the identity Q = CV.





Each time the circuit produces an output pulse, it feeds back a fixed quantity of charge (Q) to a summing node (Σ). The circuit's input furnishes a comparison current at the summing node. The difference signal at the node is integrated in a monitoring amplifier's feedback capacitor. The amplifier controls the circuit's output pulse generator, completing a feedback loop around the integrating amplifier. To maintain the summing node at zero, the pulse generator runs at a frequency which

permits enough charge pumping to offset the input signal. Thus, the output frequency will be linearly related to the input voltage. A1 is the integrating amplifier.

To trim this circuit, ground the input and adjust the 1k pot for 1Hz output. Next, apply 10.000V and set the $2k\Omega$ unit for 10.000MHz output. The transfer linearity of the circuit is 0.06%. Full-scale drift is typically 50ppm/°C and zero point error about $0.2\mu V/^{\circ}C$ (0.2Hz/°C).




Figure 15. $4\mu s^*$, 12-Bit SAR Converter. Clock is Sped up after the Third Bit, Shortening Overall Conversion Time.

^{*}Consult Factory For Improved Version of This Circuit With 2.5 µs Conversion Time.






Figure 16. 1Hz-10MHz V to F Converter

Voltage Controlled Pulse Width Generator






Single Supply Precision RC 1MHz Oscillator



1-10MHz Crystal Oscillator



APPENDIX A

About Level Shifts

The TTL output of the LT1016 will interface with many circuits directly. Many applications, however, require some form of level shifting of the output swing. With LT1016-based circuits this is not trivial because it is desirable to maintain very low delay in the level shifting stage. When designing level shifters, keep in mind that the TTL output of the LT1016 is a sink-source pair (Figure A1) with good ability to drive capacitance (such as feedforward capacitors).

Figure A2 shows a non-inverting voltage gain stage with a 15V output. When the LT1016 switches, the base-emitter voltages at the 2N2369 reverse, causing it to switch very quickly. The 2N3866 emitter-follower gives a low im-





Figure A1

pedance output and the Schottky diode aids current sink capability.

Figure A3 is a very versatile stage. It features a bipolar swing which may be programmed by varying the output transistor's supplies. This 3ns delay stage is ideal for driving FET switch gates. Q1, a gated current source, switches the Baker-clamped output transistor, Q2. The heavy feedforward capacitor from the LT1016 is the key to low delay, providing Q2's base with nearly ideal drive. This capacitor loads the LT1016's output transition (Trace A, Figure A4), but Q2's switching is clean (Trace B, Figure A4) with 3ns delay on the rise and fall of the pulse.





APPENDIX A

Figure A5 is similar to A2 except that a sink transistor has replaced the Schottky diode. The two emitter-followers drive a power MOSFET which switches 1A at 15V. Most of the 7ns–9ns delay in this stage occurs in the MOSFET and the 2N2369.

When designing level shifters, remember to use transistors with fast switching times and high f_T 's. To get the kind of results shown, switching times in the ns range and f_T 's approaching 1GHz are required.




Figure A3




Figure A4. Figure A3's Waveforms





Figure A5



SCHEMATIC DIAGRAM



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.

