

APPLICATION INFORMATION

Keyboard frequencies for electronic organs (*)

T 5	5	5	_ D		SOH		FAH	ME.		RAY		ДОН		
							I			~		Ī		NOTE
C	В	A	Þ	C #	G	#	п	m	#	0	C #	C		
00.007	30.8671	29.1352	27.5000	25.9565	24.4997	23.1247	21.8268	20.6017	19.4454	18.3540	17.3239	16.3516	0	
00.7004	63 7354	58.2705	55.0000	51.9131	48.9994	46.2493	43.6536	41.2034	38.8909	36.7081	34.6478	32.7032	_	
14.02	123 471	116.541	110.000	103.826	97.9989	92.4986	87.3071	82.4069	77.7817	73.4162	69.2957	65.4064	2	
246.042	246 942	233.082	220.000	207.652	195.998	184.997	174.614	164.814	155.563	146.832	138.591	130.813	ω	
493.003	493 883	466.164	440.000	415.305	391.995	369.994	349.228	329.628	311.127	293.665	277.183	261.626	4	OCTAVES
90/./0/	087 767	932.328	880.000	830.609	783.991	739.989	698.456	659.255	622.254	587.330	554.365	523.251	ъ	G
19/5.53	1075 53	1864.66	1760.00	1661.22	1567.98	1479.98	1396.91	1318.51	1244.51	1174.66	1108.73	1046.50	6	
3951.07	2051 07	3729.31	3520.00	2322.44	3135.96	2959.96	2793.83	2637.02	2489.02	2349.32	2217.46	2093.00	7	
/902.13	7000 13	7458.62	7040.00	6644.88	6271.93	5919.91	5587.65	5274.04	4978.03	4698.64	4434.92	4186.01	8	di manianana

and subsequent repeated division by 2

ш	Ē	D	C#
٠١٠	٠١٠	11.	. -
379	402	426	451
۾ 19	٠ _۱ .	⊤ i	П
.1.	٠١٠	·ŀ·	·ŀ·
301	319	338	358
ဂ	æ .ŀ	Вр	Þ
. •	٠١٠	·ŀ	·ŀ
239	253	268	284

The frequency error in these approximations is less than \pm 0.069%.



4/4

292



M108 M208

SINGLE CHIP ORGAN (SOLO + ACCOMPANIMENT)

- SIMPLE KEY SWITCH REQUIREMENTS
 FOR 61 KEYS, IN A MATRIX OF 12 × 6
 LOW TIME REQUIRED FOR SCANNING
- CYCLE OF 576 µsec.
 ACCEPTANCE OF ALL KEYS PRESSED
 TWO KEYBOARD FORMATS: 61 KEYS
- TWO KEYBOARD FORMATS: 61 KEYS (SOLO) OR 24 + 37 (M108), 17 + 44 (M208) KEYS (ACC. + SOLO) WITH POSSIBILITY OF AUTOMATIC CHORDS OF THE "ACCOMPANIMENT" SECTION TOP OCTAVE SYNTHESIZER INCORPORATED FOR GENERATION OF 3 "FOOTAGES"
- MORE THAN ONE CHIP CAN BE EM-PLOYED WITH SYNCHRONIZATION THROUGH THE RESET INPUT
- SEPARATED ANALOG OUTPUTS (FOR EACH FOOT) FOR "SOLO", "ACC" AND "BASS" SECTIONS (SOUARE WAVE 50% D.C.) WITH AVERAGE VALUE CONSTANT INTERNAL ANTI-BOUNCE CIRCUITS
- KEY DOWN AND TRIGGER OUTPUTS
 FOR "SOLO", "ACC." AND "BASS" SECTIONS
- SUSTAIN FOR THE LAST KEYS RELEASED IN THE "SOLO" SECTION CHOICE OF OPERATING MODE IN "ACC."
- SECTION

 MANUAL, WITH OR WITHOUT MEMORIZATION OF THE SELECTED KEYS (FREE CHORDS WITH ALTERNATE BASS)

- AUTOMATIC, WITH OR WITHOUT MEMORIZATION OF THE SELECTED KEY (PRIORITY TO THE LEFT FOR AUTOMATIC CHORDS AND BASS ARPEGGIO)
- MATIC CHORDS AND BASS ARPEGGIO)

 MULTIPLE CHOICE POSSIBILITY ON THE CHORDS IN AUTOMATIC MODE

 MAJOR OR MINOR THIRD
- MAJOR OR MINOR THIRD
 WITH OR WITHOUT SEVENTI
- WITH OR WITHOUT SEVENTH

 LOW DISSIPATION OF ≤ 600 mW
- STANDARDS SINGLE SUPPLY OF +12V
 FE
- INPUTS PROTECTED FROM ELECTRO STATIC DISCHARGES

The M108 and M208 are realized on a single monolithic chip using N-channel silicon gate technology.

They are available in a 40 lead dual in-line plastic package.




ABSOLUTE MAXIMUM RATINGS

	Source supply voltage	-0.3 to +20	<
0	Course supply consists		
	Input voltage	-0.3 to +20	<
	Tiper voltage)	•
	Output current (at any pin)	u	H H
	Carpar carry Time	21	°
	Storage temperature	-03 00 00	c
•		0 10 50	o°
	Operating temperature	0 00 00	c

	***	TEST	۲.	æ	16'	KPS	KPA	105	108	NPA	C	Φ	>	BASS	167R00T	8/3rd	4/514	8th/7th	RESET	*VSS
	_			9			0	_	0		_	_	_	$\overline{}$		_	_	_	_	_
	20	19	18	17	16	5	1,	ដ	12	=	6	9	8	7	6	5		u	2	-
5-3367/1	210	22]	23]	24	25	26]	27	28	290	30	31	32	33	3,	35	36	37	38	39	6
												_	_	_	_	_	_	_	_	_
	F12	F	F10	딝	F8	F7	됞	S	F4	밁	긺	픠	B 6	85	В4	B 3	B2	B1	TCK	MC K

- * V_{SS} is the lowest supply voltage
- ** V_{DD} is the highest supply voltage

BLOCK DIAGRAM



ENERAL CHARACTERISTICS

The caracteristics of the M208 are similar to those of the M108; the only difference is the keyboard plit, which is 24+37 for the M108 and 17+44 for the M208 when used in "accompaniment + solo"

ne circuit comprises:

- 2 pins for clock input: one for the matrix scanning, the other for the incorporated T.O.S.; by connecting both the clock inputs to the same matrix scanning clock (1000.12 KHz), the three "footages" generated are 16', 8' and 4'.
- 6 inputs from the octave bars (keyboard and control scanning).
- 3 multiplexed data inputs for addressing the bass selection. These inputs normally come from the out puts of an external memory (negative or positive logic with control inside the chip)
- 8 signal outputs divided by section: 3 for the "SOLO" section (16', 8', 4'), 4 for the "ACC." section (16' or root, 8' or 3rd, 4' or 5th, 8th/7th according to operating mode), 1 for the bass
- 12 outputs for the matrix scanning
- 5 "trigger" and "key down" outputs: KPS (key pressed "SOLO"), TDS (trigger decay "SOLO"), KPA (key pressed "ACC."), NPA (pitch present in "ACC." outputs), TDB (trigger decay "BASS") respecvelope of the sustain and percussion effects. The duration of the trigger pulses is $\cong 9$ msec. tively. These outputs, in conjunction with an external time constant, allow the formation of the en-
- 1 input (reset) to synchronize the device or more than one device (with the same keyboard scanning and using a single contact per key).

The reset action, provided by an external circuit, is of the "POWER ON RESET" (high active) type and its duration must be ≈ 0.5 msec.

- 1 TEST pin (in use it must be connected to VDD)
- 2 supply pins.

MATRIX ORGANIZATION (Keyboard and controls)

ard.	of the keybo	the right c	st key on	C ₆ is the la	y on the left,	C_1 is the first key on the left, C_6 is the last key on the right of the keyboard.
	B ₅	B ₄	B ₃	B ₂	B ₁	F ₁₂
	A ₅ #	A ₄ #	A3#	A ₂ #	A ₁ #	F ₁₁
	A ₅	A ₄	Α3	A ₂	A_1	F ₁₀
ROM Low/ROM High	G5#	G4#	G ₃ #	G ₂ #	G ₁ #	F ₉
Antibounce ON/Antibounce OFF	G ₅	G ₄ .	G_3	G ₂	G_1	F ₈
61/24 + 37 (17 + 44)	F ₅ #	F4#	F3#	F ₂ #	F ₁ #	F ₇
Man/Auto	F ₅	F ₄	F ₃	F ₂	F ₁	F ₆
Latch/Latch	E ₅	E ₄	E ₃	E ₂	E ₁	F ₅
Sust. OFF/Sust. ON	D ₅ #	D ₄ #	D ₃ #	D ₂ #	$D_1^{\#}$	F ₄
3rd+/3rd-	D ₅	D ₄	D_3	D ₂	D_1	F ₃
7th OFF/7th ON	C ₅ #	C4#	C3#	C ₂ #	C ₁ #	F ₂
C ₆	C ₅	C ₄	C_3	C ₂	C_1	II
B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	outputs
ar inputs	M108/208 Octave bar inputs	M108/2				M108/208

The main feature of this chip is the possibility of formating the keyboard either with 61 keys (only "SOLO" without automatism) or separating it into two sections ("ACCOMPANIMENT + SOLO") with the possibility of chord and bass automatic in the first section.

294

SGS-THOMSON MICROELECTRONICS

FEATURES

- a) The "61/24 + 37" (17 + 44) control chooses the keyboard operating mode, i.e. the whole keyboard dedicated to "SOLO" or 24 (17) keys dedicated to "ACCOMPANIMENT" and 37 (44) to "SOLO".
- b) The "Man/Auto" control, which operates only in case of "ACC.+ SOLO", chooses the manual or the automatic accompaniment.
- c) The "Sust OFF/Sust ON" allows the storage of the "SOLO" section and handles the whole keyboard or 37 (44) keys depending on the operating mode.
- d) The "Latch/Latch" similarly allows the storage of the "ACC." section and operates in "ACC. + SOLO" only.
- e) The "3rd+/3rd-" which operates only in case of "ACC. + SOLO" and "AUTOMATIC", changes the
 automatic chord generated from major to minor or viceversa.
- f) The "7th OFF/7th ON" adds the seventh to the automatic chord generated.
- g) The "Antibounce ON/Antibounce OFF" disables the antibounce circuit which is usually enabled
- h) The "ROM Low/ROM High" selects between ROMs with return to "1" (Low active) or with return to "0" (High active). Usually the chip is enabled for ROMs with return to "1" (Low active).

"SOLO" Operation

In this case the chip recognizes the whole keyboard as "SOLO" and does not read the controls which concern the "ACC + SOLO" operation.

The chip identifies all the keys pressed and transfers to the outputs of each section (ACC. and SOLO) the analog sum of corresponding pitches.

The outputs are current generators with average value constant, therefore it is sufficient to connect the pins to one load and send the signals on to the filters.

In the case of "Sustain OFF" each new key pressed or released is accepted or deleted in a time \$576 µspc. In the case of "Sustain ON" the chip has a different operation according to whether the new key (keys) is pressed or released: each new key pressed is always accepted in a time \$576 µsec., whereas each key released is deleted with a delay of 73 msec. and only if there are still keys pressed.

In fact, if after the 73 msec. there are no keys pressed, the last key (or keys) released remains stored until new keys are pressed.

In this mode it is possible to have Sustain, with external envelope shaping, for the last keys (or key)

released.

The pitch envelope is controlled by a D.C. signal KPS (any key pressed) and there is also an A.C. signal

The pitch envelope is controlled by a D.C. signal KPS (any key pressed) and there is also an A.C. signal TDS (trigger decay "SOLO") which provides a pulse whenever a key is pressed.

An appropriate antibounce circuit, inside the chip, solves the problems associated with the keyboard

"SOLO + ACCOMPANIMENT" Operation

In this case the chip identifies the "ACCOMPANIMENT" on the first 24 (17) keys on the left, and the "SOLO" on the remaining 37 (44) keys and reads all the controls which concern the "ACC." section. The "SOLO" function is identical to "61 keys" mode, but for the "ACC." section there are two possibilities:

A) MANUAL

The chip identifies which keys are pressed in the "ACC." section, and transfers to the "ACC." outputs the analog sum of the corresponding pitches.

The "ACC." section is fully independent of the "SOLO" section and the signals (if there is no "LATCH")

remain at the output only while the keys are pressed even if there is "SUSTAIN ON"

2

4/10

SGS-THOMSON MICROELECTRONICS

The "BASS" section gives at the bass output an alternating bass between the first on the left and the first on the right of the keys pressed in the "ACC." section; the pitch switching timing is dependent on an external ROM (3 bits).

The "LATCH" control stores the last keys released and the output signals, including the bass output remain until new keys are pressed.

The TDB (trigger decay "BASS") output gives a pulse corresponding to every output change; there are also two D.C. signals, KPA (any key pressed accompaniment) and NPA (pitches in output accompaniment) relative only to the "ACC." section.

The first of these signals (analogous to KPS) concerns the keyboard and does not consider the "LATCH" condition.

The second on the contrary concerns the "ACC." output and considers the "LATCH" condition.

AUTOMATIC

The chip recognizes in the "ACC." section only the first on the left of the keys pressed and, according to the setting of the following controls, produces a major or minor chord with or without seventh only the 4' footage but with separated outputs for root, third, fifth and eighth (or seventh if the chord is with seventh).

The bass section gives the bass arpeggio among root, third, fourth, fifth, sixth, seventh and eighth with pitch switching dependent on an external ROM (3 bits).

In automatic mode the two octaves of the "ACC" section inside the chip are connected in parallel both for the chord and for the bass; therefore by pressing anyone of the two keys of the same note the chip generates the same chord.

The "LATCH" control stores the major chord and the bass pitches (until new keys are pressed); the modification of the chord stored (from major to minor, addition of seventh) is always possible by operating the proper controls: by real these controls the chord becomes major again.

It is not allots the stored nitches both is manual and in "ALITOMATIC" mode by a later.

It is possible to delete the stored pitches both is manual and in "AUTOMATIC" mode by a Latch control signal.

Once again there are KPA, NPA, and TDB information; however the TDB pulse, which normally appears at each arrival of the ROM codes, does not appear if there are no pitches in the "ACC." (and bass) outputs or, in the case of alternate bass (in manual mode) if the codes indicate conditions of indifference.

RECOMMENDED OPERATING CONDITIONS

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vss	Lowest supply voltage		0		0	<
VDD	Highest supply voltage		11.4	12	12.6	<

296

BASS TRUTH TABLES

LOW ACTIVE

	0	External Memory Code B	A D	Bass Arpeggio Output (Automatic mode)	put e)
	_	_	_	No change	
	_	_	0	Root	
	_	0	_	3rd	
	_	0	0	4th	
_	0	_	_	5th	
	0	_	0	6th	
	0	0	_	7th	
	0	0	0	8th	
_					

HIGH ACTIVE

Me	External Memory Code	de .	Bass Arpeggio Output	Alternate Bass Output
0	В	Þ	Automatic mode	(Manual mode)
0	0	0	No change	No change
0	0	_	Root	1st on the left
0	_	0	3rd	
0	_	_	4th	
_	0	0	5th	1st on the right
_	0	_	6th	1 1
_	_	0	7th	I I
 _	_	_	8th	i ! !

STATIC ELECTRICAL CHARACTERISTICS (Positive Logic, V_{DD} = +12V ± 5%, V_{SS} = 0V,

 $T_{amb} = 0$ to 70° C unless otherwise specified)

Parameter	Test conditions	Mi 5	Тур.	Max. Unit	Unit
INPUT SIGNALS					
V _{IH} Input high voltage	Note 1	V _{DD} -1		00	<
	Note 2	4	2	18	<
	Note 3	V _{DD} -2		00	<

LOGIC SIGNAL OUTPUTS

Input leakage current

 $V_1 = +12.6V$ Note 3 Note 2 Note 1

T_{amb}= 25°C

10

LA A

 V_{SS} V_{SS}

V_{SS}+0.6 V_{SS}^{+2}

 V_{SS}^{+1}

< < <

 v_{ss}

Input low voltage

			-			
<	V _{SS} +0.2 V _{SS} +0.4 V	V _{SS} +0.2			Output low voltage	VOL
<	VDD		V _{DD} -0.4		Output high voltage	VOH
స	25	15		V _{OUT} = V _{DD} -1 (driver off)	Output resistance with respect to V_{DD} (driver off)	D O N
Ω	500	300			Output resistance with respect to V_{SS}	D _O N _O N

POWER DISSIPATION

l DD	
Supply current	
T _{amb} = 25°C	
30	
45	
mΑ	
	Supply current $T_{amb} = 25^{\circ}C$ 30 4

ANALOG SIGNAL OUTPUTS (the external load must be connected to V_{DD}/2)

- C-2000000						
ПОН	Output current with respect to V _{DD} /2	Outputs loaded with 1 K Ω resistor versus $V_{DD}/2$	8	20	а	Α
loL	Output current with respect to V _{SS}	Outputs loaded with 1 K Ω resistor versus $V_{DD}/2$	ф	-20		μA

Note 1: Refers only to the clock inputs.

Note 2: Refers only to the inputs from the external memory.

Note 3: Refers only to the reset input.

7/10

6/10

DYNAMIC ELECTRICAL CHARACTERISTICS

2		
CTED CLOCK INDICT	Parameter	
	Test conditions	
	M ii	
	Тур.	
	Max.	
	Unit	

MASTER CLOCK INPUT

f,	Input clock frequency		800	1000.12		KHz
tr, tf	Input clock rise and fall time 10% to 90%	1000.12 KHz			40	ns
ton, tot	t _{on} , t _{off} Input clock ON and OFF times 1000 KHz	1000 КН2		500		ns


T.O.S. CLOCK INPUT

ton, toff	t _r , t _f	ę,
ton, toff Input clock ON and OFF times 2000 KHz	Input clock rise and fall times 10% to 90%	Input clock frequency
2000 KHz	1000.12 KHz	
		100
250		100 1000.12 2500
	40	2500
ns	ns	KHz

TDS and TDB OUTPUTS

ton	Pulse duration	1000 KHz	2	9.216	7.	ВS
t _r , t _f	Outputs rise and fall times 10% to 90%	1000 KHz		100		ns


INPUT CLOCK WAVEFORM




SGS-THOMSON MICROELECTRONICS

300 8/10

FREQUENCY RANGE OF EACH OCTAVE (16', 8', 4' footages)




CONNECTION OF THE KEYBOARD AND CONTROL SWITCHES




Note: The switch "OPEN" corresponds to "KEY NOT PRESSED" or "CONTROL IN THE FIRST CONDITION" (see the drawing "MATRIX ORGANIZATION").


TYPICAL APPLICATION



TIMING DIAGRAMS



Note: MCK is the master clock input (matrix scanning), φ 1, φ 2, φ 3 are internal phases to generate $\overline{\textbf{F1}}$ ÷ $\overline{\textbf{F12}}$.



Note: The matrix scanning starts (after the power on reset) at the second arrival in output of $\overline{F1}$ (*) from B1 to B6 in continuous sequence.