DUAL PRESETTING SYSTEM

MC12020 • MC12520

OFFSET CONTROL

MC12021 • MC12521

OFFSET PROGRAMMER


MC12020 • MC12520


The MC12020/520 is an IF offset control block that provides a digital means of producing automatic IF offset generation for synthesizer tuned transceivers when used in conjunction with the MC12021 or MC12521. It is a modified D-type flip-flop that is capable of two modes of operation. The mode of operation is controlled by the receive/transmit input. When the R/T input is at a logical one level, the part becomes simply a toggle flip-flop and divides by two at both Q and \overline{Q} outputs. With the R/T input at a logical zero level, the Q output becomes a buffer gate that follows the clock input and the \overline{Q} output produces a constant one level. An inverter gate is provided which can be used to invert the clock polarity. This option is to ensure the device can always be clocked on the same edge that clears the counter presets. This device was designed for low frequency operation which allows low power operation. Its maximum current drain is 9.6 mA over temperature.

MC12021 • MC12521

The MC12021/521 is an IF offset programmer that provides a means of producing automatic IF offset generation for synthesizer tuned transceivers when used in conjunction with the MC12020 or the MC12520 control block. The part is an eight-input, four-output data selector. It is the logic implementation of a four-pole, two position switch with the switch position controlled by the enable input. One set of input codes determine the frequency of transmission and is programmable with either switches or circuitry; the other code determines the IF offset frequency. The enable input is controlled by the $\overline{\Omega}$ output of the MC12020/520. This device was designed for low frequency operation which allows for low power operation. Maximum current drain is 9.4 mA over temperature.

LOGIC DIAGRAMS






ISSUE A

ELECTRICAL CHARACTERISTICS Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

*The device must be tested by sequencing through the tests maintaining power supply and ground voltages between tests. Procedures with (**) are necessary to get device into proper state for testing.



			•				•				TEST	CURREN	IT/VOLT	TEST CURRENT/VOLTAGE VALUES (All Temperatures)	JES (AILT	emperatur	ŝ					
										mA					Volts	2						
									lor.	IOH	lıc	VIL.	H /	AH!	VRH	VILT.	VHT	ર્જૂ \	H CC N			
								MC12520	8.0	0.2	-10	0.5	2.4	5.5	4.0	0.7	2.0	4.5	5.5			
								MC12020	8.0	0.2	-10	9.0	2.4	5.5	4.0	0.7	2.0	4.75	5.25			
				MC12520			MC12020															
		e j	Ψ	Test Limits -55 to +125°C	3 6.	۱,	Test Limits 30 to +85°C	<u></u> U			TEST CU	RRENTA	OLTAGE	TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW	TO PINS	LISTED	ELOW:			,		
Characteristic	Symbol		Min	Mex	Ç	Z.	Mex	Cnit	٥	ě	- 2	 - -	>	¥H.	V.RH	VII ∓	VIHT	100/	700	Pulse 1	Pulse 2	S
Input																				ļ		
Forward Current	=	-	٥ -	1	mAdc	1.0	ı	mAdc	ı	í	ı	-	. 1	ŀ	01	ſ	ı	1	4	-	ŧ	^
		2	0.75	ı	mAdc	97.0	1	mAdc	1	ı	ł	1,10	,	1	ı	1	1	ŀ	7	ı	1	7
		13	-1.0	ı	mAdc	-1.0	í	mAdc	ı	1	ŧ		ı,	ı	1	1	,	1	14	1	,	7
Leakage Current*	Ξ	2	1	150	μAdc	1	150	#Adc	-	ı	1	-	2	1		,	,	,	14	ç	1	-
		-	ı	-	mAdc	ı		#Adc	;	ı	,	1	-	1	01	1	,	i	4	2 1	1	7
		13	ı	_	μAdc	ı	-	#Adc	. 1	1	ı	1	5	ł	1	1	,	,	4	ı	ı	7
	HHI	10	1	1.0	mAdc	,	1.0	mAdc		ľ	1	-	,	9	'	,	,	ï	14	2	,	-
		:	1	1	1	1	1	1	1	1	ı	2	,	ı	-	,	,	ı	4	! 1	10	1
		-	ı	2	mAdc	ı	0.0	mAdc	ı	,	1	1	ı	-	2	ł	,	,	7	1	ı	^
		13	ı	0	mAdc	,	1.0	mAdc	1	1	•		ı	13	ı	į	1	i	7	i	1	7
Clamp Voltage	<u>၁</u>	-	-1.5	ı	Vdc	-1.5		Vdc		1	-	,	,	,	2	1	1	4		;1		-
		2	9	1	ş Y	2	ı	۷¢	J	ı	2	ı	ı	ı	-	1	,	7	ı		1	7
		13	-1.5	ŀ	Vdc	-1.5	1	Vdc	-		13	,	ı	1	ı	ı	i	4	į	,	,	7
Output	^or	ίω	1	9.6	/dc	f	0.5	Vdc	2	-	4	-	,			0,1		4		,		-
Output Voltage*		:	ı	ı	1	I	1	1	ŧ	1	1	,	ı	1	,	-	1	4	,	9		7
		6	ı	0.5	γ	١	9.0	Vdc V	<u>ر</u>	1	ı	1	1	,		,	1,10	4	,	i	;	^
		=		9.5	Λdc	,	0.5	Vdc	=	,	1	1	ı	ı	ì	,	5	7	1	1	1	7
	YOH	m	2.4	ı	8	2.4	,	/dc	,	9	1	,	,	,	1	1,10		4	,	ı		-
		'n	2.4	1	۲ و د	2.4	1	Vdc	ı	ιρ	ı	1	ı	1	;	-	2	4	1	,	1	7
			2.4	1	Vđc	2.4	1	×dc ×	ı	Ξ	ì	ı	1	1	. 1	5	1	4	ì	,	1	7
Short-Circuit Current	sol	8	-38	-	mAdc	-38	-	mAdc	,	,	,	-	,	,	2	,	,	1	14	2	1	7
•	_	ß	89	,	mAdc	89	,	mAdc	1	i	,	-	,	- 1	9	ı	ı	1	4	1	ı	5.7
		Ξ	89	1	mAdc	85	1	mAdc	í	1	-1	5	,	,	. 1	,	1	,	4	1	1	= -
Power Requirements									F				-					Ī				
Power Supply	8	4	1	9.6	mAdc	1	9.6	mAdc	i	1	ı	1	1	. 1	ı	. 1	1	ı	- 4		ı	, ,
1									1	1		1	1	1			7			-		_



Out 2 Out 3

7 4

= 7 13

4 6 6

Out 1 Enable E Out

B3 B2 B1


4 5 5 |

ELECTRICAL CHARACTERISTICS Test procedures are shown only for selected inputs and outputs. Other inputs and outputs are tested in a similar manner.

									1 1			TEST	CURRE	T/VOLT/	AGE VAL	TEST CURRENT/VOLTAGE VALUES (All Temperatures	emperatu	[B]				
								-1			Æ		1				٦٩	Voits				
								MC12621	19:	1012	된	OH2	2 5	7 5	E 4	YH S	Y o	, הר	VIHT 20	VG 4.5	25 K	
							¥	MC12021	2 2	192	4.0	0.1	9-	9.0	2.4	5.5	4.0	0.7	2.0	4.75	5.25	
MC12521	MC12521	MC12521	C12521	_	1	¥	MC12021	-														
Pin Test Limits		Test Limits -55 to +125°C	est Limits o +125°C			# 8	Test Limits -30 to +85°C					TEST CU	RRENTA	OLTAGE	APPLIET	FST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW	LISTED	SELOW:				
Min Max Unit	Min Max Unit	Max Unit	ž.	┝	≥	Z in	Max	Unit	יוסף	101.2	loH1	10H2	2	۷۱۲	¥1,	VIHH	٧ ٣	VILT	VIHT	VCCL	VCCH	٥
6	i i	i i	├─	├─	٩	,;		200				,	ì				σ	,	- 1	,	9	
	mAdc	mAdc			P	21.0		mAdc			ı	,		2,9		ı		1	1	,	9	
mAdc	-0:12 mAde	mAdc	_	_	9	-0.12		mAdc				1	-	9		i	!		-	ı	16	
IH 1 40 mAde	H	H	H	μAdc -	1	-	H	ьAdc	-		·	-		6	-	-	1	ı	-	-	16	
2 40				. Adc			40	μAdc	,	_		1	1	i	7	i	6	1	ı	ı	9	
9 40 µAde	04	-	-	μ Adc	1	-		пAdc				ı	,	-	6			-	_	-	9	•
110 mAdc				mAdc		H	-	mAdc .		ī		-	1	6	-	-	ł	1		ı	9	
2 1.0 mAdc	0	_	_	mAdc	ì		1.0	mAdc		1	,	:	,	:		7	6	1	ı	ı	9	
9 1.0 mAdc	1.0 mAdc	mAdc	mAdc		;		ٺــ	mAdc	-			1		1	1	9	÷			-	16	
H	Vdc	Vdc	\vdash	\vdash	1.5	H	-	۷dc	r				-		-	1.	-	,	ŧ,	16	ı	
2 -1.5 - Vdc	-1.5 - Vdc	× de			-1.5		,	۸dc					~		i		,	1	t	9	i	
9 -1.5 Vdc -1.5	-1.5 - vdc	- vdc	Vdc	-	-			S S S					6			,	-	,	,	٩	1	
90	870			× ×		_	0.5	Z Q		9		1	ï		,		i	9,10	1,2,11,12.	92	, 1	
				-															13,14,15			
7 0.5 Vdc	0.5			\ \			9:0	>p \	7			,		i	:	1	1	6	1,2,10,11,	91	ı	
VOH 6 2.4 - Vdc 2.4	2.4 Vdc	Vdc	-	-	2.4	<u> </u>		γqc	-			g	,		-		,	1,13,15	2.9,10,11,	92	ı	
7 2.4 Vdc 2.4	2.4 Vdc	. Vdc	y v		~			V dc		,	۲.	. 1	:	:	1	1	ı	1,11,13,15	2,9,10.	91	1	
los 6 -8.0 mAdc -8	-8.0 mAdc	mAdc	-	-	8	08		mAdc	,						,	-	;	1,13,15	1,13,15 2,9,10,11.		91	မ
7 -70 - mAde -70	-70 mAde	- mAde	mAde		-7	۰		mAdc						,		ı	i	1,11,13,16	1,11,13,15 2,9,10,12,	1	91	
. 9.4 mAdd:	- 9.4 mAdc	9.4 mAdc	mAdc		'		4.0	mAdc	. 1		:			1,2,9,10.	,	ı	1	ı	ı	1	16	
			_			-	_	_	_	_				ō.	_						1	- 3

							P G	ď		8	8	œ		œ	æ		œ	οο , ο	Ţ	œ		ŀ	•	∞	8,8	7,8		80
		, ССН	5.5	5.25			Vcсн	<u>~</u>	2 4	. .	16	9	9	9	₽	16	-	i 1	1	. 1	1	1	_	1	92	91		92
		VCCL	4.5	4.75			VCCL			i i	-	ı	'		ı	_	91	<u>ኞ</u> ፋ		92	9	9		9		1		1
		VIHT	2.0	2.0			V _{IHT}	- 1		1 1	1	1	ı		1	-	ŧ.	: 1		1,2,11,12.	13,14,15	20 10 11	12,14	2,9,10.	1,13,15 2,9,10,11,	1,11,13,15 2,9,10,12.		1
(#e.	Voits	VILT	0.7	0.7		BELOW:	VILT	1		1 4	-	'	1	-	1	-	-	1 1		9,10	6	1 22 16	5.	1,11,13,15	1,13,15	1,11,13,15		l
Femperat	>	VRH	0.4	4.0		LISTED	۲ñ.	۰	,	()	1	6	ı	+	6	-	-	1 1		i	٠ ،		!	ı	:	-		
TEST CURRENT/VOLTAGE VALUES (All Temperatures)		V _І НН	5.5	5.5		TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:	YHH YHH			l i	-	i	į		2	6	ı,			,	. 1		· 	1 .		1		ı
AGE VAL		V _{fH}	2.4	2.4		: APPLIE	N .				-	7	6					1		,	:		ı	ı	,			
NT/VOLT		۸۱۲	9'0	9.0		VOLTAGE	۷۱۲	-	- 6	y, 61	6	i		6	:	1		. 1						:		1		1,2,9,10,11,12,13,
TCURRE		2	-10	-10		JRRENT/	110			: 1		1		Ŀ			-	~ 0	,	;	:			:				
TES		tOH2	0.1	1.0		TEST CL	10H2		,	: 1		1	-	-	:	1				1	,	,	٠.	i		·		:
	ĄE	된	0.4	0.4			IOH1		:	1 -		,			,									۲,	,	•	:	
		1012	1.6	1.6			101,2		i		L			-	1					9				,	1	,		
		וסרו	13	13			ויסף					,		L		1					,			٠	i			1
			MC12521	MC12021		. ç	Unit	1	200	mAdc	μAdc	μAdc	μAdc	mAdc	mAdc	mAdc	۸dc	у ç	\$	Vdc	Vdc		8	> v	mAdc	mAdc		mAdc
					MC12021	Test Limits 30 to +85°C	Mex				9	40	40	1.0	0,1	0.1		ı		0.5	0.5			1 -				4.
						- 17	Win		7 9	0 0 27	,				i	;	-1.5	5.5				;	7.4	2.4	0.8	02-		1
						ະດ	Ç		a Age	mAdc	μAdc	μAdc	μAdc	mAdc	mAdc	mAdc	γqc	2	3	/dc	\ \		9 >	9	mAdc	mAdc		mAdc
		٠			MC12521	Test Limits 55 to +125°C	Max		,		40	6	40	1.0	1.0	1.0		i		0.5	9.0		,			1		4.0
							ξ	:	7 9	0.12							-1.5	6.1.					2.4	2.4	9.0	- 70		. 1
						n j		Ŀ	- (~ 6	Ŀ	2	6	-	2	6	-	~ 0	'n	9	^	1	φ	^	و	7	_	5
							Symbol		<u>;</u>		1			Ī			2 2			o's			H ₀		so,			POL
							Characteristic	nput	Forward Current		Leakage Current					•	Clamp Voltage			Output Output Voltage					Short-Circuit Current		ower Requirements	Power Supply

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS FOR MC12020, MC12520




probe, wiring, and load capacitances. The coax delays from input to scope and output to scope

must be matched.

CT = 15 pF = total parasitic capacitance, which includes

The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.


PROPAGATION DELAY TIMES



AC ELECTRICAL CHARACTERISTICS (VCC = 5.0 Vdc, waveform letters refer to the

			Pin Ider		imits (ns) 020/520	Puipa	Gen	Pulse	Ou.		Applied
			est	-55°C to +25°C	+85°C 10 +125°C	ı		Wave	-		Pins Balow
Characteristic	Symbol	In	Out	Тур	Мах	form	Pin		Pin	2.4 V	0.5 V
Propagation Delay	110+3+	10	3	95	87	U	10	v	3	1	-
	110+3-	10	3	56	48	U	10	v	3	1	- 1
	110+5+	10	5	47	48	U	10	w	5		١
	110+5-	10	5	99	87	U	10	w	5	1	
	110+5+	10	5	47	48	lυ	10	Y	5.	-	1 1
	110-5-	10	5	29	36	υ	10	Υ .	5		1
	113+11-	13	11	5.6	3.3	U	13	×,	111		
	113-11+	13	17	18	50	U	13	x	[m]		_
Hisetime	13+	10	3	11.1	/ 18	Ü	10	ż	3	1	-
	15+	10	5	8.7	17	U	10	z	5	1	
	111+	13	11	18	35	υ	13	z	11		-
Falltime	13-	10	3	3.5	3.5	U	10	Z	3	1	
	15-	10	5	4.0	4.6	υ	10	Z	5	1	-
	111-	13	11,	3.4	3.3	U	13	z	11	1	

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS FOR MC12021, MC12521




C_T = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched.

The scope must be terminated in 50-ohm impedance. The 2450-ohm resistor and the scope termination impedance constitute a 50:1 attenuator probe. The 950 Ω resistor and the scope impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

PROPAGATION DELAY TIMES



, AC ELECTRICAL CHARACTERISTICS (V_{CC} : 5.0 Vdc, waveform letters refer to the waveforms.)

			'n	Test Li MC12	mits (ns) 021/521	Pulse	C	Pulse	· · · ·	Voltage	
	l	Te	der ist	-55°C	+85°C to +125°C	1					ins Below
Characteristic	Symbol	In	Out	Тур	Max	form	Pin	Wave- form	Pin	2.4 V	0.5 V
Propagation Delay	19+3-	9	3	234	231	V	9	w	3	2	1
	19-3+	9	3	108	132	v	9	w	3	2	1
	12.3-	2	3	164	171	l v	2	Y	3	1	9
	12+3+	2	3	129	119	v	2	Y	3	1	9
	11-3-	١,	3	161 -	170	v	1	Y .	3	9	1 2
	11-3-	1	3	128	117	l v	1	Υ	3 .	9	2
	19-7-	9	7	80	84	v .	9	×	.7	2	1
	19+7+	9	7.	128	147	v	9	x	7	2	1
Risetime	13+	9	3	23	32	v	9	2	3	2	,
	174	9	7	9.6	12	V .	9	z	7	2	j 1
Falltime	t3.	9	3	18	21	v	9	Z	3	2	1
	17-	9	7	20	23	l v	9	2	7	2	١,




FIGURE 1 - BASIC DUAL PRESETTING TECHNIQUE

APPLICATION INFORMATION

The frequency generating section of a multichannel transceiver must be capable of two major functions: 1) generate the exact transmit frequency for any one of many channels selectable by a front panel control, and 2) offset, within milliseconds, the transmit frequency by plus (or minus) the intermediate frequency (IF) when the receive mode is selected. The digitally programmed frequency synthesizer (PLL) is well suited to the solution of multichannel frequency generation, and its use as the local oscillator in channelized transceivers is widely accepted. With the parts and literature available, the implementation of a synthesizer to generate a band of channelized frequencies is straightforward with only the VCO and loop filter left as design variables. A synthesizer allows channel selection by the use of front panel thumbwheel switches which display the transmit frequency selected.

Several methods exist for obtaining the frequency offset required during receive. Unfortunately, none of the present techniques offer a universal solution for all transceivers. Three methods for frequency offsetting presently available to the transceiver designer are mixing, direct logic implementation, and adders. The mixing method is widely used because of price and simplicity. The mixing technique has the disadvantage of: 1) requiring an additional oscillator at the IF frequency; 2) except for applications requiring a narrow tuning range, the tank circuit for the mixer must

be designed to track the synthesizer oscillator; and 3) spurious frequencies are generated which can severely degrade system performance.

For certain applications where tuning range is wide and the IF frequency is simple (10 MHz, 20 MHz, etc.) the addition of logic circuitry to the programming inputs to add, on command, the IF frequency to the transmit frequency is simple and inexpensive. This technique is used in several aircraft radios built today. The technique becomes prohibitive because of logic complexity, number of packages, and power for standard IF frequencies, such as 10.7 MHz, 21.4 MHz, etc., and for frequency bands where the IF offset cannot be accomplished by adding (or subtracting) a number to the most significant divider in the divider chain.

Adders offer a universal solution for frequency offsetting for any IF frequency but are used in very few applications because of: 1) the large number of packages required; 2) power dissipation; 3) the price; and 4) the difficulty of obtaining NBCD adders.

The MC12020/520 (offset control) and the MC12021/521 (offset programmer) combination offers a new method for frequency offsetting. The new method is referred to as "dual presetting" and allows the implementation of any IF frequency in a very straightforward manner. The complexity of the system depends on the IF frequency required, but is always less complex than the adder method and is

competitive with the direct implementation method for specific applications.

The dual presetting method is applied in the low frequency section of a synthesizer and does not require high performance, high powered units to accomplish its function. The method does not require an additional oscillator and tank circuits as does the mixing method.

The dual presetting (MC12020 and MC12021) system produces the required shift in frequency by adding the IF frequency to the transmit frequency. The system accomplishes this addition by alternately programming the divide counters to the transmit frequency and the IF frequency.

The MC12020/520 is a modified D-type flip-flop that is capable of two modes of operation. The mode is controlled by the R/T (Receive/Transmit) input. With the R/T input at a logical one level, the part divides by two at both the Ω and $\overline{\Omega}$ outputs. With the R/T input at a logical zero level, the Ω output becomes a buffer gate that follows the clock input, and the $\overline{\Omega}$ output produces a logical one level. An inverter gate is provided which can be used to invert the clock polarity of the MC12020. This option is

to ensure the MC12020 can always be clocked on the same edge that clears the counter presets.

The MC12021/521 is an eight-input, four-output data selector constructed from low level TTL gates. It is the logic implementation of a four-pole, two-position switch with the switch position controlled by the enable input. A buffer output that follows the enable input is provided and can be used to program divide counters to zero when necessary.

The operation of the dual presetting method can best be described for one MC12020, one MC12021 and two MC4016 counters (see Figure 1). The transmit code (N1) is seventeen (0001, 0111) and the IF code (N2) is eight (0000, 1000). The buffer out of the MC12021 is connected to the master reset (MR) of the most significant counter (MS). The outputs of the MC12021 are connected to the programming inputs of the least significant (LS) counter. The number one is programmed into the MS counter programming inputs, and the numbers seven and eight are programmed into the P and B inputs, respectively, of the MC12021. The inverter gate in the MC12020 is used to invert the bus out from the counters allowing the MC12021

FIGURE 2 — TIMING DIAGRAM FOR SYSTEM OF
FIGURE 1 (R/T Input High)





FIGURE 3 – TIMING DIAGRAM FOR SYSTEM OF FIGURE 1 (R/T Input Low)



the maximum time to change the counters' programming.

To illustrate the operation of the system, assume the R/T input at a logical one level, the Q out is a logical one, the counters have been decremented to zero, and the bus output has just gone to a logical one level (see Figure 2). The $\overline{\mathbf{Q}}$ output is a logical zero level, the number eight is on the programming inputs of the LS counter, the number zero is on the $\overline{\mathbf{MR}}$ of the MS counter, and the preset logic of the counters is enabled.

The negative transition of the clock at 11 presets the number eight in the LS counter and zero in the MS counter. The change in programming forces the bus output to a logical zero level, inhibiting the counter preset logic, changing the state of the MC12020, and enabling the counters. The state change of the MC12020 puts the $\overline{\Omega}$ output at a logical one level which forces the MC12021 to route the number seven to the LS counter and clears the zero from the \overline{MR} of the MS counter allowing the number one to be programmed. Since the counters preset new information only when the bus output is high, the changing

numbers have no effect until the next positive transition of the bus output. The positive transition at t2 decrements the counters to zero causing the bus output to go high enabling the counter presets. The negative transition of the clock at t3 presets the number one and seven into the MS and LS counters, respectively. The bus output goes low, clears the preset, enables the count down, and clocks the MC12020. The Q output goes low routing zero and eight counters. Seventeen clock pulses later the transition. at t4 and t5 brings the system back to the initial conditions completing one cycle. The system will continue in a like manner until the R/T input is taken low. The frequency out will be the frequency in divided by N1 plus N2 (fin ÷[8+17]). The MC12020 and MC12021 combination has added the IF code to the transmit code by alternately programming the divide counters to N1 and N2.

The R/T input is taken low to place the MC12020 in the transmit mode. The logical zero on the R/T input forces the $\overline{\bf Q}$ output to a logical one level selecting, through the MC12021, code N1. The $\overline{\bf Q}$ output will remain a logical

one and the Q output will follow the input to the MC12020 until the R/T input is taken high.

For purposes of description, assume that some time prior to the transition at t1 (see Figure 3) the R/T input was taken low. The transitions at t1 and t2 program the counters to N1 and seventeen clock pulses later the transitions at t3 and t4 repeat the process. As long as the R/T input remains low the code on the counter inputs will remain unchanged and the output frequency will be the input frequency divided by N1 ($f_{in}
ilder 17$).

The operation for this simplified system is valid for any number of MC12021's and counters. The number of MC12021's required by any system is a function of the required IF frequency. The number needed to implement a given IF frequency is equal to the number of non-zero

integers in the IF frequency. The buffer output of the MC12021 and the master reset on the MC4016's allow zeros to be programmed without the addition of a package. For example, the IF of 67.02 MHz requires three MC12021's while the IF of 100.02 MHz requires only two.

The synthesizer shown in Figure 4 is designed to operate over the aircraft frequencies from 118 to 136 MHz in 25 kHz steps while in the transmit mode and will add 10.7 MHz to any transmit frequency in the receive mode. The synthesizer is a typical phase-lock loop (PLL) system that uses one MC12020 and two MC12021's. The system's mode of operation is controlled by the R/T input of the MC12020; a logical one for receive mode and a logical zero for transmit mode.

The MC12020/520 and MC12021/521 are implemented

FIGURE 4 – TYPICAL PLL SYNTHESIZER SYSTEM USING MC12020/520, MC12021/521 CIRCUITS TO ACCOMPLISH IF OFFSET




FIGURE 5 – PROGRAMMING EXAMPLES FOR SYNTHESIZER
SYSTEM OF FIGURE 4

·	-	– : N _p Counte	ı —————	: A Co	ounter — ➤
Sample Transmit/Receive Frequency (MHz)	MSD MC4018	NMSD MC4016	24 P/O MC4019	NLSD MC4016	LSD P/O MC4019
118.000 025 .050 .075 100 .125 .150 .175 .200	11 11 11 11 11 11 11 11	8	4	0 0 0 0 1 1 1 1 2	0 1 2 3 0 1 2 3
119.000	11	9		0	o
120,175	12	o L		ļ	3
128.000	12 13	8 V 6		10	10
			·		

NOTE: Columns below counters indicate the number to be programmed into that respective counter. For direct frequency, read out the four programming switches as viewed from the front panel, display the same column numbers, except for the LSD switch. The LSD switch displays 00, 25, 50, and 75 when programmed for 0, 1, 2, and 3 respectively.

to add the IF offset for the receive mode as described previously. Programming details for the balance of the counting system are as follows:

The MC4019 contains two modulo four counters. One of these forms the LSD section of the ÷A counter and is programmed by D2 and D3 to divide by 0, 1, 2, or 3. The second modulo four counter acts as a fixed divide by four and forms the LSD counter for the ÷Np counter (see MC12012 data sheet for a discussion of ÷A and ÷Np counters in conjunction with two modulus prescaling). The NLSD counter makes up the rest of the ÷A counter and provides for 100 kHz frequency increments. The rest

of the ÷Np counter is formed by the NMSD and MSD counters which provide for 1 MHz and 10 MHz steps respectively.

Direct frequency readout is easily achieved as shown by the example frequencies in Figure 5. Note that a four section selector can be used to generate the necessary programming.

The dual presetting method offers an efficient and economical solution to the problem of IF offsetting, and the MC12020 and MC12021 make implementation straightforward.

Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.



MOTOROLA Semiconductor Products Inc.