# Precision Monolithics Inc.

### **FEATURES**

Low Supply Current	600 <i>u</i> A Max
Very Low Offset	35μV Max
• Low Drift	1.5μV/°C Max
<ul> <li>Very Low Bias Current</li> </ul>	•
25°C	100pA Max
-55°C to +125°C	250pA Max
• Low Noise	0.5 <sub>µ</sub> V <sub>n-n</sub> Tvp
High Common-Mode Rejection	114dB Min

## **ORDERING INFORMATION †**

V <sub>OS</sub> (μV)		PACKAGE		
	TO-99 8-PIN	HERMETIC DIP 8-PIN	PLASTIC DIP 8-PIN	OPERATING TEMPERATURE RANGE
35	PM1012AJ*	PM1012AZ*		MIL
50	PM1012GJ	PM1012GZ	PM1012GP	СОМ

Contact factory for SOIC (PM1012S) specifications and availability.


### **GENERAL DESCRIPTION**

The PM-1012 is a general-purpose, precision operational amplifier. Offering several performance enhancements over


industry-standard precision op amps such as the OP-07, the PM-1012 requires less than 1/6 the supply current. These enhancements include exceptionally low bias currents of only  $\pm 80 \, \text{pA}$ , typical, over the full military temperature range and 132dB of common-mode rejection and power-supply rejection. The PM-1012's low offset voltage of  $35 \, \mu \text{V}$  maximum frees the user from external nulling in most circuits.

An open-loop gain of two million into a  $10k\Omega$  load ensures that excellent linearity is maintained even in high-gain configurations, and 5mA of output current allows  $2k\Omega$  loads to be driven

### PIN CONNECTIONS



### SIMPLIFIED SCHEMATIC



<sup>\*</sup>For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

<sup>†</sup>Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic dip, and TO-can packages. For ordering information, see 1988 Data Book, Section 2.

MI)

with an open-loop gain of one million. The PM-1012 offers low noise, especially for a low-power amplifier — only  $17nV/\sqrt{Hz}$  at 10Hz. Exceptionally low current-noise minimizes noise contributions when high source impedances are used. The PM-1012 may be overcompensated using pin 5 to limit the amplifier's bandwidth, further reducing system noise and increasing stability with large capacitive loads.

The PM-1012 conforms to the OP-07 pinout with nulling through pins 1 and 8 to the positive supply. It offers an upgrade to the OP-07 in sockets where reduced power dissipation or low bias currents are attractive. It may also be used as an upgrade from the OP-12, OP-05 and 725 type op amps. The PM-1012 may replace 741 type op amps by removing the nulling potentiometer, if used. For an externally compensated amplifier sharing many of the PM-1012's precision specifications, see the PM-1008 data sheet.

### **ABSOLUTE MAXIMUM RATINGS (Note 1)**

upply Voltage	٧
sternal Power Dissipation (Note 2)500mV	W
put Voltage (Note 3) ±20	v
ifferential Input Voltage (Note 4)±1	v
ifferential Input Current (Note 4)±10m/	Δ
ifferential input Current (Note 4)	,,

Output Short-Circuit Duration	Indefinite
Operating Temperature Range	
PM-1012A (J, Z)	55°C to +125°C
PM-1012G (J, Z, P)	0°C to 70°C
Storage Temperature Range	
Junction Temperature Range	
Lead Temperature (Soldering, 10 sec) .	

### NOTES:

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- 2. See table for maximum ambient temperature and rating.

PACKAGE TYPE	MAXIMUM AMBIENT TEMPERATURE FOR RATING	DERATE ABOVE MAXIMUM AMBIENT TEMPERATURE			
TO-99 (J)	80°C	7.1mW/°C			
8-Pin Hermetic DIP (Z)	75°C	6.7mW/°C			
8-Pin Plastic DIP (P)	62°C	5.6mW/°C			

- For supply voltages less than ±20V, the absolute maximum input voltage is equal to the supply voltage.
- 4. The PM-1012's inputs are protected by back-to-back diodes. Currentlimiting resistors are not used in order to achieve low noise. Differential input voltages greater than 1V will cause excessive current to flow through the input protection diodes unless limiting resistance is used.

## **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $V_{CM} = 0V$ , $T_A = 25^{\circ}C$ unless otherwise noted.

			F	PM-1012A PM-1012			M-1012		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
PANAME I EII			_	8	35	_	10	50	μV
Input Offset Voltage	v <sub>os</sub>	(Note 1)		20	90		25	120	μν
Long-Term V <sub>OS</sub> Stability	ΔV <sub>OS</sub> /Time		_	0.3			0.3		μV/month
				15	100	-	20	150	pA
Input Offset Current	Ios	(Note 1)		25	150		30	200	
			_	±25	±100	_	±30	± 150	pA
Input Bias Current	I <sub>B</sub>	(Note 1)		±35	± 150		±40	±200	
Input Noise Voltage	e <sub>np-p</sub>	0.1Hz to 10Hz	_	0.5	_		0.5		μV <sub>p-1</sub>
Input Noise		f <sub>O</sub> = 10Hz (Note 3)	_	17	30	_	17	30	nV/√Hz
Voltage Density	e <sub>n</sub>	f <sub>O</sub> = 1000Hz (Note 4)		14	22		14	22	
Input Noise Current Density	i <sub>N</sub>	f <sub>O</sub> = 10Hz	_	20		_	20		fA/√Hz
Large-Signal		$V_{\Omega} = \pm 12V; R_{1} = 10k\Omega$	300	2000	_	200	2000	-	V/m\
Voltage Gain	$A_{VO}$	$V_0 = \pm 10V; R_L = 2k\Omega$	200	1000		120	1000		
Common-Mode Rejection	CMR	$V_{CM} = \pm 13.5V$	114	132		110	132		dE
Power-Supply Rejection	PSR	$V_S = \pm 2V$ to $\pm 20V$	114	132		110	132		dE
Input Voltage Range	IVR	(Note 2)	±13.5	±14.0		± 13.5	± 14.0		\
Output Voltage Swing	v <sub>o</sub>	$R_L = 10k\Omega$	± 13	±14		± 13	± 14		\
Slew Rate	SR		0.1	0.2		0.1	0.2		V/µ:
Full-Power Bandwidth	BW <sub>P</sub>			3			3		kH.
Gain-Bandwidth Product	GBW	A <sub>V</sub> = 100		0.5			0.5		MH
Supply Current	I <sub>SY</sub>	(Note 1)		380	600		380	600	μ
Supply Voltage	V <sub>S</sub>	Operating Range	±2	±15	±20	±2	± 15	±20	

### NOTES:

- 1. These specifications apply for  $\pm 2V \leq V_S \leq \pm 20V$  and
- $-13.5V \le V_{CM} \le +13.5V \text{ (for } V_{S} = \pm 15V).$
- Guaranteed by CMR test.

- 10Hz noise voltage density is sample tested. Devices 100% tested for noise are available on request.
- 4. Sample Tested.




**ELECTRICAL CHARACTERISTICS** at  $V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $0^{\circ}C \le T_A \le 70^{\circ}C$  for the PM-1012G and  $-55^{\circ}C \le T_A \le 125^{\circ}C$  for the PM-1012A, unless otherwise noted.

				PM-1012	A.		PM-1012	M-1012G	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	V		_	30	180		20	120	
mput Onset voltage	V <sub>OS</sub>	(Note 1)		40	250		30	200	μV
Average Temperature Coefficient of V <sub>OS</sub>	TCVos		_	0.2	1.5	_	0.2	1.5	μV/°C
Input Offset Current			_	30	250	_	20	230	4
	los	(Note 1)		70	350		40	300	pA
Average Temperature Coefficient of I <sub>OS</sub>	TCIOS		_	0.3	2.5	_	0.3	2.5	pA/°C
Inc. A Director	•		_	±50	±250	_	±35	±230	
Input Bias Current	I <sub>B</sub>	(Note 1)		±80	±350		±50	±300	pΑ
Average Temperature Coefficient of I <sub>B</sub>	TCIB		_	0.3	2.5	-	0.3	2.5	pA/°C
Large-Signal		$V_O = \pm 12V$ ; $R_L = 10k\Omega$	150	1000	_	150	1500	_	144-14
Voltage Gain	A <sub>vo</sub>	$V_0 = \pm 10V$ ; $R_L = 2k\Omega$	100	600	_	100	800	_	V/mV
Common-Mode Rejection	CMR	$V_{CM} = \pm 13.5V$	108	128	_	108	130		dB
Power-Supply Rejection	PSR	$V_S = \pm 2.5 V \text{ to } \pm 20 V$	108	126	_	108	128		dB
Input Voltage Range	IVR	(Note 2)	± 13.5	± 14.0	-	± 13.5	±14.0	_	٧
Output Voltage Swing	v <sub>o</sub>	$R_L = 10k\Omega$	±13	± 14	_	± 13	± 14	_	٧
Slew Rate	SR		0.05	0.15		0.05	0.15		V/µs
Supply Current	I <sub>SY</sub>	(Note 1)	_	400	800		400	800	μА
Supply Voltage	V <sub>S</sub>	Operating Range	±2.5	± 15	±20	±2.5	± 15	±20	٧


### NOTES:

- 1. These specifications apply for  $\pm 2.5 \text{V} \leq \text{V}_\text{S} \leq \pm 20 \text{V}$  and
- $-13.5V \le V_{CM} \le +13.5V \text{ (for } V_{S} = \pm 15V).$
- 2. Guaranteed by CMR test.

### **BURN-IN CIRCUIT**



### **DICE CHARACTERISTICS**



DIE SIZE  $0.063 \times 0.074$  inch, 4662 sq. mils (1.60  $\times$  1.88 mm, 3.01 sq. mm)

- 1. NULL
- 2. INVERTING INPUT
- 3. NONINVERTING INPUT
- 4 V-
- 5. OVERCOMPENSATION
- 6. OUTPUT
- 7. V+ 8. NULL

For additional DICE ordering information, refer to 1988 Data Book, Section 2.

**WAFER TEST LIMITS** at  $V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.


			PM-1012N	UNITS
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNIIS
Input Offset Voltage	Vos	(Note 1) (Note 2)	250 300	μV MAX
Input Offset Current	Ios	(Note 2)	150 200	pA MAX
Input Bias Current	I <sub>B</sub>	(Note 2)	± 150 ± 200	pA MAX
Large-Signal Voltage Gain	A <sub>VO</sub>	$V_{OUT} = \pm 12V$ , $R_L = 10k\Omega$ $V_{OUT} = \pm 10V$ , $R_L = 2k\Omega$	200 120	V/mV MIN
Common-Mode Rejection	CMR	$V_{CM} = \pm 13.5V$	110	dB MIN
Power-Supply Rejection	PSR	$V_S = \pm 2V$ to $\pm 20V$	110	dB MIN
Input Voltage Range	IVR	(Note 3)	± 13.5	V MIN
Output Voltage Swing	V <sub>O</sub>	$R_L = 10k\Omega$	±13	V MIN
Slew Rate	SR		0.1	V/μs MIN
Supply Current	I <sub>SY</sub>	No Load	600	μΑ ΜΑΧ

### NOTES:

- Final offset trims are not performed on dice. These trims are typically performed after packaging. Precision Monolithics Inc. assumes no responsibility for improper trimming by the customer. Contact factory for trim methods.
- 2. These specifications apply for  $\pm 2V \le V_S \le \pm 20V$  and  $-13.5V \le V_{CM} \le +13.5V$  (for  $V_S = \pm 15V$ ).
- 3. Guaranteed by CMR test.

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

### DICE CHARACTERISTICS



DIE SIZE  $0.063 \times 0.074$  inch, 4662 sq. mils  $(1.60 \times 1.88 \text{ mm}, 3.01 \text{ sq. mm})$ 

- 1. NULL
- 2. INVERTING INPUT 3. NONINVERTING INPUT
- 4. V-
- 5. OVERCOMPENSATION
- 6. OUTPUT 7. V+
- 8. NULL

For additional DICE ordering information, refer to 1988 Data Book, Section 2.

**WAFER TEST LIMITS** at  $V_S = \pm 15V$ ,  $V_{CM} = 0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise noted.

			PM-1012N	
PARAMETER	SYMBOL	CONDITIONS	LIMIT	UNITS
Input Offset Voltage	Vos	(Note 1) (Note 2)	250 300	μV MAX
Input Offset Current	los	(Note 2)	150 200	pA MAX
Input Bias Current	I <sub>B</sub>	(Note 2)	±150 ±200	pA MAX
Large-Signal Voltage Gain	A <sub>VO</sub>	$V_{OUT} = \pm 12V$ , $R_L = 10k\Omega$ $V_{OUT} = \pm 10V$ , $R_L = 2k\Omega$	200 120	V/mV MIN
Common-Mode Rejection	CMR	$V_{CM} = \pm 13.5V$	110	dB MIN
Power-Supply Rejection	PSR	$V_S = \pm 2V \text{ to } \pm 20V$	110	dB MIN
Input Voltage Range	IVR	(Note 3)	± 13.5	V MIN
Output Voltage Swing	Vo	$R_L = 10k\Omega$	±13	V MIN
Slew Rate	SR		0.1	V/μs MIN
Supply Current	I <sub>SY</sub>	No Load	600	μΑ ΜΑΧ


### NOTES:


- 1. Final offset trims are not performed on dice. These trims are typically performed after packaging. Precision Monolithics Inc. assumes no responsibility for improper trimming by the customer. Contact factory for trim
- 2. These specifications apply for  $\pm 2V \leq V_S \leq \pm 20V$  and
- $-13.5V \le V_{CM} \le +13.5V \text{ (for } V_{S} = \pm 15V).$
- 3. Guaranteed by CMR test.


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.





### TYPICAL PERFORMANCE CHARACTERISTICS



























# PMI>P


## TYPICAL PERFORMANCE CHARACTERISTICS
























TYPICAL PERFORMANCE CHARACTERISTICS



### APPLICATIONS INFORMATION

The PM-1012 is an ideal amplifier for general-purpose applications where precision is critical and power dissipation must be minimized. Excellent input specifications and a wide supply-voltage range allows the PM-1012 to be stocked as standard amplifier for a wide variety of circuits. Overall performance of the PM-1012 is similar to, and in many respects better than traditional amplifiers such as the OP-07, and the PM-1012 will directly upgrade these sockets.

Extremely low bias current over the full military temperature range makes the PM-1012 attractive for use in sample-and-hold amplifiers, peak detectors, and log amplifiers that must operate over a wide temperature range. Balancing input resistances is not necessary with the PM-1012. Offset voltage and TCV<sub>OS</sub> are degraded only minimally by high source resistance, even when unbalanced.

The input pins of the PM-1012 are protected against large differential voltages by back-to-back diodes. Current-limiting resistors are not used so that low-noise performance is maintained. If differential voltages above  $\pm\,1V$  are expected at the inputs, series resistors must be used to limit the current flow to a maximum of 10mA. Common-mode voltages at the inputs are not restricted, and may vary over the full range of the supply voltages used.

The PM-1012 requires very little operating headroom about the supply rails, and is specified for operation with supplies as low as  $\pm 2V$ . Typically, the common-mode range extends to within one volt of either rail. The output typically swings to within one volt of the rails when using a  $10k\Omega$  load.

Offset nulling is achieved utilizing the same circuitry as an OP-07. A potentiometer between  $5k\Omega$  and  $100k\Omega$  is connected between pins 1 and 8 with the wiper connected to the positive supply. The trim range is between  $300\mu V$  and  $850\mu V$ , depending upon the internal trimming of the device.

FIGURE 1: Optional Input Offset Voltage Nulling and Overcompensation Circuits





FIGURE 2: Small Signal Transient Response (C<sub>LOAD</sub> = 100pF, A<sub>VCL</sub> = +1)



### AC PERFORMANCE

The PM-1012's AC characteristics are highly stable over its full operating temperature range. Unity-gain small signal response is shown in Figure 2. Extremely tolerant of capacitive loading on the output, the PM-1012 displays excellent response even with 1000pF loads (Figure 3). In large-signal applications, the input protection diodes effectively short the input to the output during the transients if the amplifier is connected in the usual unity-gain configuration. The output enters short-circuit current limit, with the flow going through the protection diodes. Improved large-signal transient response is obtained by using a feedback resistor between the output and the inverting input. Figure 4 shows the large-signal response of the PM-1012 in unity-gain with a  $10 \mathrm{k}\Omega$  feedback resistor. The unity-gain follower circuit is shown in Figure 5.

FIGURE 3: Small-Signal Transient Response  $(C_{LOAD} = 1000pF, A_{VCL} = +1)$ 






FIGURE 4: Large Signal Transient Response (A<sub>VCL</sub> = +1)





FIGURE 5: Unity-Gain Follower



### USING OVERCOMPENSATION

The overcompensation pin provides flexibility for shaping AC response to an application's requirements. This pin may be used to increase the stability of circuits with large capacitive loads or gain in the feedback loop, or for feedforward compensation to improve slew rate.

Figure 6 shows feedforward compensation for a unity-gain follower. Slew rate is increased to close to  $10V/\mu s$  in this circuit. Load driving ability is adversely affected by this compensation, and gain errors are incurred even with  $10k\Omega$  loads. Feedforward compensation should be used with care to ensure that significant errors are not introduced.

Capacitive load driving ability is improved by using overcompensation in the circuit of Figure 1. The signal response in Figure 8 was made under the same conditions as Figure 3, except for the addition of a 220pF capacitor placed between pin 5 and ground. Overcompensation in this manner increases phase margin and decreases the gain-bandwidth product of the amplifier.

FIGURE 6: Follower Feedforward Compensation




FIGURE 7: Feedforward Compensation Transient Response





FIGURE 8: Small Signal Transient Response with Overcompensation (C<sub>LOAD</sub> = 1000pF, A<sub>VCL</sub> = +1, C<sub>OC</sub> = 220pF)



# PMI\

### **GUARDING AND SHIELDING**

To maintain the extremely high input impedances of the PM-1012, care must be taken in circuit board layout and manufacturing. Board surfaces must be kept scrupulously clean and free of moisture. Conformal coating is recommended to provide a humidity barrier. Even a clean PC board can have 100pA of leakage currents between adjacent traces, so that guard rings should be used around the inputs. Guard traces are operated at a voltage close to that on the inputs, so that leakage currents become minimal. In noninverting applications, the guard ring should be connected to the common-mode voltage at the inverting input (pin 2). In inverting applications, both inputs remain at ground, so that the guard trace should be grounded. Guard traces should be made on both sides of the circuit board.

High impedance circuitry is extremely susceptible to RF pickup, line-frequency hum, and radiated noise from switching

power-supplies. Enclosing sensitive analog sections within grounded shields is generally necessary to prevent excessive noise pickup. Twisted-pair cable will aid in rejection of line-frequency hum.

A precision absolute-value current-to-voltage converter that operates over a wide temperature range is shown in Figure 10. The PM-1012's low bias current over its full common mode and temperature ranges ensures a high degree of linearity in this circuit. The PM-1012 acts as an inverting or noninverting current-to-voltage converter, depending upon the polarity of the input. While the input is sinking current, the voltage is developed across the resistor at the noninverting input, hence sources must have reasonable compliance. While the input is sourcing current, it remains at one diode drop below ground; compliance of a current sink at the input 18 less critical. If  $1M\Omega$  resistors are used, the circuit will output  $1V/\mu A$  of input current.

FIGURE 9: Guard Ring Layout and Connections




FIGURE 10: Precision Absolute-Value Current-to-Voltage Converter





FIGURE 11: DAC Output Amplifier



The PM-1012 is an excellent amplifier for CMOS and bipolar DACs where high linearity is critical. Its low bias current and offset voltage ensures that linearity errors are negligible, even when operating with high resolution DACs and low reference voltages. A capacitor should be placed in the feedback loop of the amplifier to cancel the pole formed by the additional input capacitance from the DAC. Twenty to forty picofarads is usually adequate for compensation with CMOS or bipolar DACs.

The logarithmic amplifier in Figure 12 eliminates thermal drift caused by temperature dependencies of the logging transistors by maintaining a monolithic quad matched transistor at a predetermined temperature. The MAT-04 has four transistors laid-out at the corners of a square die. Two transistors across a diagonal are used for logging elements. One of the remaining transistors is used as a heater to maintain a constant chip

temperature, and the remaining transistor, diagonally opposite to the heater, is used as a temperature sensor.

The OP-90 servo amplifier uses thermal feedback to set the temperature of the die. The base-to-emitter voltage of Q2 is maintained at the level set by the resistive divider from the REF-01, by controlling the current flowing through Q4. Although Q4 may operate at higher than the MAT-04's rated levels, this does not degrade operation since the characteristics of the heater transistor are non-critical. For best thermal regulation, the MAT-04 package should be encased in insulation. Urethane foam used for housing insulation is excellent for this purpose.

Gain is trimmed using the  $2k\Omega$  potentiometer. The zero-crossing point is adjusted by changing the value of  $R_{REF}$ . Input scaling may be changed by varying resistor  $R_{IN}$ .

FIGURE 12: Logarithmic Amplifier with Heated Logging Transistors

