

TSH151

WIDE BANDWIDTH AND MOS INPUTS SINGLE OPERATIONAL AMPLIFIERS

PRELIMINARY DATA

LOW DISTORTION

■ GAIN BANDWIDTH PRODUCT: 150MHz

■ UNITY GAIN STABLE
■ SLEW RATE: 200V/µs

■ VERY FAST SETTLING TIME: 70ns (0.1%)

VERY HIGH INPUT IMPEDANCE


DESCRIPTION:

The TSH151 is a wideband monolithic operational amplifier, internally compensated for unity-gain stability.

The TSH151 features extremely high input impedance (typically greater than $10^{12}\Omega$) allowing direct interfacing with high impedance sources.

Low distortion, wide bandwidth and high linearity make this amplifier suitable for RF and video applications. Short circuit protection is provided by an internal current-limiting circuit.

The THS151 has internal electrostatic discharge (ESD) protection circuits and fulfills MILSTD833C-Class2.




ORDER CODES


Part	Temperature	Package		
Number	Range	N	D	
TSH151C	0°C, 70°C	•	•	
TSH151I	-40°C, 105°C	•	•	
TSH151M	-55°C, 125°C	•	•	

51-01.TBL


PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM



INPUT OFFSET VOLTAGE NULL CIRCUIT



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit	
Vcc	Supply Voltage		±7	V	
V _{id}	Differential Input Voltage		±5	V	
Vi	Input Voltage Range		±5	V	
l _{in}	Current On Offset Null Pins		±20	mA	
T _{oper}	Operating Free-Air Temperature Range	TSH151C TSH151I TSH151M	0°C, 70°C -40°C, 105°C -55°C, 125°C	°C	

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	±3 to ±6	V
Vic	Common Mode Input Voltage Range	V _{CC} to V _{CC} ⁺ -3	V

151-02.TBL

ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 5V$, $T_{amb} = 25^{\circ}C$ (unless otherwise specified)


Symbol	Parameter		TSH151C, I, M			Unit
Jylliboi			Min. Typ. Max		Max.	- Offit
V_{io}	Input Offset Voltage			0.15	10	mV
DV_io	Input Offset Voltage Drift $T_{min} \le T_{amb} \le T_{max}$			10		μV/°C
lib	Input Bias Current			25	300	pA
lio	Input Offset Current			5	40	pA
Icc	Supply Current, no load	V _{CC} = ± 5V V _{CC} = ± 3V V _{CC} = ±6V		23 21 25	30 28 40	mA
A _{vd}	Large Signal Voltage Gain $V_0 = \pm 2.5V$	$R_L = \infty$ $R_L = 100\Omega$ $R_L = 50\Omega$	800 300 200	1300 850 650		V/V
V _{icm}	Input Common Mode Voltage Rar	nge	-5 to +2	-5.5 to +2.5		V
CMR	Common Mode Rejection Ratio	V _{ic} = V _{icm min} .	60	100		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = \pm 5V$ to $\pm 3V$		50	70		dB
Vo	Output Voltage	$R_L = 100\Omega$ $R_L = 50\Omega$	±3 ±2.8	+3.5 -3.7 +3.3 -3.5		V
lo	Output Short Circuit Current V _{id} = ±1V, V _o = 0V		±50	±100		mA
GBP	Gain Bandwidth Product A _V = 100, R _L = 100Ω, C _L = 15	oF, f = 7.5MHz		150		MHz
SR	Slew Rate $V_{in} = \pm 2V$, $A_v = 1$, $R_L = 100\Omega$,	C _L = 15pF	100	200		V/µs
en	Equivalent Input Voltage Noise $R_S=10\Omega$ $.$ $R_S=50\Omega$	f = 1kHz f = 10kHz f = 100kHz f = 100kHz f = 1MHz fo = 10kHz fo = 100kHz fo = 10MHz		19.5 18 18 18 18 20 18.2 18.1		<u>nV</u> √Hz
Kov	Overshoot $V_{in} = \pm 2V$, $A_{v} = 1$, $R_{L} = 100\Omega$,	C _L = 15pF		10		%
ts	Settling Time 0.1% - (note 1) $V_{in} = \pm 1V$, $A_{v} = -1$			70		ns
t _r , t _f	Rise and Fall Time - (note 1) V _{in} = ±100mV, A _V = 2			5		ns
t _d	Delay Time - (note 1) $V_{in} = \pm 100 \text{mV}, A_V = 2$			4		ns
Øm	Phase Margin $A_v = 2$, $R_L = 100\Omega$, $C_L = 15pF$			42		Degre
THD	Total Harmonic Distortion A _v = 10, f = 1KHz, V _o = ± 2.5V	/, no load		0.02		%
FPB	Full Power Bandwidth - (note 2) $V_0 = 5Vpp, R_L = 100\Omega$ $V_0 = 2Vpp, R_L = 100\Omega$			13 32		MHz

Note 1: See test waveform figure


Note 2 : Full power bandwidth = $\frac{SH}{\Pi V_{opp}}$

SGS-THOMSON MICROSLECTRONICS

TEST WAVEFORM



EVALUATION CIRCUIT



PRINTED CIRCUIT LAYOUT

As for any high frequency device, a few rules must be observed when designing the PCB to get the best performance from your high speed op amp.

From the most to the least important points:

- Each power supply lead has to be bypassed to ground with a 1nF ceramic capacitor very close to the device and a 10uF tantalum capacitor.
- To provide low inductance and low resistance common return, use a ground plane or common point return for power and signal.
- All leads must be wide and as short as possible especially for op amp inputs. This is in order to decrease parasitic capacitor and

inductance.

- Use small resistor values to decrease time constant with parasitic capacitor.
- Choose component sizes as small as possible (SMD).
- On output, decrease capacitor load so as to avoid circuit stability being degraded which may cause oscillation. One can also add a serial resistor in order to minimise its influence
- One can add in parallel with feedback resistor a few pF ceramic capacitor C_F adjusted to optimize the settling time.