

## WIDE BANDWIDTH AND MOS INPUTS SINGLE OPERATIONAL AMPLIFIERS

PRELIMINARY DATA

- LOW DISTORTION
- GAIN BANDWIDTH PRODUCT : 150MHz
- UNITY GAIN STABLE
- SLEW RATE : 200V/μs
- VERY FAST SETTLING TIME : 70ns (0.1%)
- VERY HIGH INPUT IMPEDANCE


### DESCRIPTION:

The TSH151 is a wideband monolithic operational amplifier, internally compensated for unity-gain stability.

The TSH151 features extremely high input impedance (typically greater than  $10^{12}\Omega$ ) allowing direct interfacing with high impedance sources.

Low distortion, wide bandwidth and high linearity make this amplifier suitable for RF and video applications. Short circuit protection is provided by an internal current-limiting circuit.

The TSH151 has internal electrostatic discharge (ESD) protection circuits and fulfills MILSTD883C-Class2.




### ORDER CODES

Part Number	Temperature Range	Package	
		N	D
TSH151C	0°C, 70°C	•	•
TSH151I	-40°C, 105°C	•	•
TSH151M	-55°C, 125°C	•	•


151-01.TBL

### PIN CONNECTIONS (top view)




151-01.EPS

**SCHEMATIC DIAGRAM**



151-02.EPS

**INPUT OFFSET VOLTAGE NULL CIRCUIT**



151-03.EPS

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter		Value	Unit
V <sub>CC</sub>	Supply Voltage		±7	V
V <sub>id</sub>	Differential Input Voltage		±5	V
V <sub>i</sub>	Input Voltage Range		±5	V
I <sub>in</sub>	Current On Offset Null Pins		±20	mA
T <sub>oper</sub>	Operating Free-Air Temperature Range	TSH151C TSH151I TSH151M	0°C, 70°C -40°C, 105°C -55°C, 125°C	°C

151-02.TBL

**OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	±3 to ±6	V
V <sub>ic</sub>	Common Mode Input Voltage Range	V <sub>CC</sub> to V <sub>CC</sub> - 3	V

151-03.TBL

## ELECTRICAL CHARACTERISTICS


 $V_{CC} = \pm 5V$ ,  $T_{amb} = 25^{\circ}C$  (unless otherwise specified)

Symbol	Parameter	TSH151C, I, M			Unit
		Min.	Typ.	Max.	
$V_{io}$	Input Offset Voltage		0.15	10	mV
$DV_{io}$	Input Offset Voltage Drift $T_{min} \leq T_{amb} \leq T_{max}$		10		$\mu V/^{\circ}C$
$I_{ib}$	Input Bias Current		25	300	pA
$I_{io}$	Input Offset Current		5	40	pA
$I_{CC}$	Supply Current, no load $V_{CC} = \pm 5V$ $V_{CC} = \pm 3V$ $V_{CC} = \pm 6V$		23 21 25	30 28 40	mA
$A_{vd}$	Large Signal Voltage Gain $V_o = \pm 2.5V$ $R_L = \infty$ $R_L = 100\Omega$ $R_L = 50\Omega$	800 300 200	1300 850 650		V/V
$V_{icm}$	Input Common Mode Voltage Range	-5 to +2	-5.5 to +2.5		V
CMR	Common Mode Rejection Ratio $V_{ic} = V_{icm \text{ min.}}$	60	100		dB
SVR	Supply Voltage Rejection Ratio $V_{CC} = \pm 5V$ to $\pm 3V$	50	70		dB
$V_o$	Output Voltage $R_L = 100\Omega$ $R_L = 50\Omega$	$\pm 3$ $\pm 2.8$	+3.5 -3.7 +3.3 -3.5		V
$I_o$	Output Short Circuit Current $V_{id} = \pm 1V$ , $V_o = 0V$	$\pm 50$	$\pm 100$		mA
GBP	Gain Bandwidth Product $A_v = 100$ , $R_L = 100\Omega$ , $C_L = 15pF$ , $f = 7.5MHz$		150		MHz
SR	Slew Rate $V_{in} = \pm 2V$ , $A_v = 1$ , $R_L = 100\Omega$ , $C_L = 15pF$	100	200		V/ $\mu s$
$e_n$	Equivalent Input Voltage Noise $R_S = 10\Omega$ $f = 1kHz$ $f = 10kHz$ $f = 100kHz$ $f = 1MHz$ $R_S = 50\Omega$ $f_o = 1kHz$ $f_o = 10kHz$ $f_o = 100kHz$ $f_o = 1MHz$		19.5 18 18 18 20 18.2 18.1 18.2		$\frac{nV}{\sqrt{Hz}}$
$K_{ov}$	Overshoot $V_{in} = \pm 2V$ , $A_v = 1$ , $R_L = 100\Omega$ , $C_L = 15pF$		10		%
$t_s$	Settling Time 0.1% - (note 1) $V_{in} = \pm 1V$ , $A_v = -1$		70		ns
$t_r$ , $t_f$	Rise and Fall Time - (note 1) $V_{in} = \pm 100mV$ , $A_v = 2$		5		ns
$t_d$	Delay Time - (note 1) $V_{in} = \pm 100mV$ , $A_v = 2$		4		ns
$\phi_m$	Phase Margin $A_v = 2$ , $R_L = 100\Omega$ , $C_L = 15pF$		42		Degrees
THD	Total Harmonic Distortion $A_v = 10$ , $f = 1KHz$ , $V_o = \pm 2.5V$ , no load		0.02		%
FPB	Full Power Bandwidth - (note 2) $V_o = 5V_{pp}$ , $R_L = 100\Omega$ $V_o = 2V_{pp}$ , $R_L = 100\Omega$		13 32		MHz


Note 1 : See test waveform figure

Note 2 : Full power bandwidth =  $\frac{SR}{\pi V_{opp}}$

## TEST WAVEFORM



## EVALUATION CIRCUIT



## PRINTED CIRCUIT LAYOUT

As for any high frequency device, a few rules must be observed when designing the PCB to get the best performance from your high speed op amp.

From the most to the least important points :

- Each power supply lead has to be bypassed to ground with a 1nF ceramic capacitor very close to the device and a 10uF tantalum capacitor.
- To provide low inductance and low resistance common return, use a ground plane or common point return for power and signal.
- All leads must be wide and as short as possible especially for op amp inputs. This is in order to decrease parasitic capacitor and inductance.
- Use small resistor values to decrease time constant with parasitic capacitor.
- Choose component sizes as small as possible (SMD).
- On output, decrease capacitor load so as to avoid circuit stability being degraded which may cause oscillation. One can also add a serial resistor in order to minimise its influence.
- One can add in parallel with feedback resistor a few pF ceramic capacitor  $C_F$  adjusted to optimize the settling time.